Semiconductor package and method of manufacturing the semiconductor package
AssigneeSamsung Electronics Co., Ltd.
InventorHyunsu KIM
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorHyunsu KIM
Estimating the term…
A semiconductor package includes a package substrate having substrate pads spaced apart from each other in a first direction and an upper insulation layer on an upper surface of the package substrate, the upper insulation layer defining a recess that exposes the substrate pads; a dam structure extending on the upper insulation layer to surround the recess; semiconductor chips stacked on the upper insulation layer of the package substrate such that a first surface on which chip pads are formed faces upward, semiconductor chips spaced apart from the dam structure in a second direction perpendicular to the first direction; bonding wires connecting the substrate pads to the chip pads of the semiconductor chips; and an underfill member filling an interior of the recess to cover an end portion of each of the bonding wires and each of the substrate pads.
A semiconductor package, comprising:
A semiconductor package, comprising:
A semiconductor package, comprising:
Dependencies are inferred from the claim text.