Automatic calibration of a ring phase locked loop
AssigneeRaytheon Company
InventorsMagathi Willis, Micky R. Harris
Life of this patent
Estimating the term…
Loading patent…
AssigneeRaytheon Company
InventorsMagathi Willis, Micky R. Harris
Estimating the term…
A system for automatically calibrating a phase locked loop (PLL), the system comprising: a node a voltage controlled oscillator (VCO) coupled to the node and configured to provide an output signal to the node; at least one digital-to-analog converter (DAC) coupled to the VCO and configured to provide a voltage to the VCO; and at least one controller configured to: determine an output frequency of the output signal; responsive to determining the output frequency, compare the output frequency to the voltage; responsive to determining the output frequency, compare the output frequency to a target frequency; and control the DAC to modify the voltage based on a comparison of the output frequency to the voltage and a comparison of the output frequency to the target frequency.
A system for automatically calibrating a phase locked loop (PLL), the system comprising:
A method of automatically calibrating a phase locked loop (PLL), the method comprising:
A non-transitory computer-readable medium containing thereon instructions for calibrating a phase locked loop (PLL), the instructions when executed causing at least one processor to:
Dependencies are inferred from the claim text.