Implementing Matrix Multiplication on a Systolic Array with Reconfigurable Processing Elements
AssigneeSambaNova Systems, Inc.
InventorsMark William Gottscho, Nasim Farahini, Raghu PRABHAKAR, Hakan Zeffer
Life of this patent
Estimating the term…
Loading patent…
AssigneeSambaNova Systems, Inc.
InventorsMark William Gottscho, Nasim Farahini, Raghu PRABHAKAR, Hakan Zeffer
Estimating the term…
A compiler tool and a method of operating a compiler tool for selecting between executing a matrix multiplication operation in a weight stationary mode or in an output stationary mode on a systolic array with reconfigurable processing elements are presented. The compiler tool receives configuration parameters, energy parameters, and performance parameters as well as dimensions of the matrices to be multiplied and estimates energy consumptions and performance numbers for executing the matrix multiplication operation in the weight stationary and the output stationary modes. The compiler tool selects between operating the matrix multiplication operation in the weight stationary and the output stationary mode based on the estimated energy consumption and the estimated performance numbers.
A method of operating a compiler tool for selecting between executing a matrix multiplication operation in a weight stationary mode or in an output stationary mode on a systolic array with reconfigurable processing elements, wherein the matrix multiplication operation comprises a multiplication of a first matrix with a second matrix to determine a result matrix, comprising:
A compiler tool for selecting between executing a matrix multiplication operation in a weight stationary mode or in an output stationary mode on a systolic array with reconfigurable processing elements, wherein the matrix multiplication operation comprises a multiplication of a first matrix with a second matrix to determine a result matrix, and wherein the compiler tool is configured to:
A non-transitory computer-readable storage medium including instructions that, when executed by a processing unit, cause the processing unit to operate a compiler tool for selecting between executing a matrix multiplication operation in a weight stationary mode or in an output stationary mode on a systolic array with reconfigurable processing elements, wherein the matrix multiplication operation comprises a multiplication of a first matrix with a second matrix to determine a result matrix, the instructions comprising:
Dependencies are inferred from the claim text.