Pipeline analog to digital converter with a differential to single ended stage
AssigneeDunmore Circuits, LLC
InventorLarry L. Harris
Life of this patent
Estimating the term…
Abstract
A pipeline analog to digital converter includes a “k” number of stages and an output data register. A first stage of the “k” number of stages is configured to receive an analog differential input signal and produce a first digital output and a first single ended analog output. A second stage of the “k” number of stages is configured to receive the first single ended analog output and produce a second digital output. The output data register is configured to generate an output digital value based on the first and second digital outputs.
Claims20
A pipeline analog to digital converter (ADC) comprising:
- a first stage of a “k” number of stages, wherein the first stage is configured to:
- receive an analog differential input signal;
- produce a first digital output based on the analog differential input signal;
- and
- produce a first single ended analog output based on the analog differential input signal;
- a second stage of the “k” number of stages, wherein the second stage is configured to:
- receive the first single ended analog output;
- and
- produce a second digital output based on the first single ended analog output;
- and
- an output data register that is configured to generate an output digital value based on the first digital output and the second digital output.
A pipeline analog to digital converter (ADC) comprising:
- a first stage of a “k” number of stages, wherein the first stage is configured to receive an analog differential input signal and produce a first digital output and a first single ended analog output, and wherein the first stage includes a pseudo differential input sample and hold circuit comprising:
- a sampling capacitor operable to sample the analog differential input signal to produce a sampled analog differential input signal;
- a charge subtraction capacitor operable to subtract a charge from the sampled analog differential input signal to produce a subtracted sampled analog differential input signal;
- and
- an operational amplifier operable to generate a single ended voltage signal based on a voltage difference between the subtracted sampled analog differential input signal and a common voltage, wherein the single ended voltage signal is output on a single ended output line of the operational amplifier;
- a second stage of the “k” number of stages configured to receive the first single ended analog output and produce a second digital output;
- and
- an output data register configured to generate an output digital value based on the first digital output and the second digital output.
Dependencies are inferred from the claim text.