Back to results
US 2024/0403534 A1Published application
Design tool for interactive wire routing during the generation of a network-on-chip
AssigneeArteris, Inc.
InventorAmir CHARIF
Life of this patent
Estimating the term…
Abstract
System and methods are disclosed for physical implementation guidance for very fast rectilinear routing of wires in a floorplan related to a network-on-chip (NoC). The system generates physical implementation guidance, which is during physical implementation of the synthesized NoC.
Claims14
A method for guiding physical generation of a network-on-chip (NoC) using a design tool, the method comprising:
- receiving, at the tool, a floorplan for the NoC, wherein the floorplan includes blockage areas and a plurality of constraints for the NoC;
- synthesizing the NoC to determine a plurality of routing regions using the tool, wherein the routing regions are defined based on at least one constraint and include at least one node;
- identifying a first source in a first routing region of the plurality of routing regions and a first destination in a second routing region of the plurality of routing regions, wherein the first source and the first destination communicate using the NoC;
- determining a macro route from the first source to the first destination by computing a minimal route between the first routing region and the second routing region, wherein the macro route includes at least the first routing region and the second routing region;
- and
- establishing a micro route from the first source to the first destination using a minimal path routing algorithm to connect the first source to the first destination.
3 more elements
A design tool for editing a network-on-chip (NoC) topology on top of a floorplan in a graphical view, the tool comprising:
- a generation module that identifies a required route between two network elements while avoiding blocked regions;
- a computation module that performs distance computations to generate optimal trees;
- and
- a discretized module that splits the floorplan is into cells,
- wherein the computation module computes a route between two cells in the floorplan that satisfies the required route using a macro routing scheme and a micro routing scheme.
2 more elements
Dependencies are inferred from the claim text.