Software and hardware interaction method and apparatus for accessing logical ip
AssigneeHuawei Technologies Co., Ltd.
InventorsJunchan Li, Dayu Li
Life of this patent
Estimating the term…
Loading patent…
AssigneeHuawei Technologies Co., Ltd.
InventorsJunchan Li, Dayu Li
Estimating the term…
This application relates to software and hardware interaction methods and apparatuses. In one example, a first software driver is configured to invoke a function of a first logical intellectual property (IP). A second software driver is configured to invoke a function of a second logical IP. The first logical IP and the second logical IP are combined into a third logical IP. The third logical IP includes two interrupt numbers and two groups of task registers, and includes functions of the first logical IP and the second logical IP. In an example method, in response to at least that a function that is the same as that of the first logical IP is to be invoked, the first software driver is controlled to configure a first group of task registers of the third logical IP, where the first software driver corresponds to a first interrupt number of the third logical IP.
A method for software and hardware interaction, wherein a first software driver is configured to invoke a function of a first logical intellectual property (IP), a second software driver is configured to invoke a function of a second logical IP, a third logical IP is obtained by combining the first logical IP and the second logical IP, the third logical IP comprises two interrupt numbers and two groups of task registers, the two groups of task registers are a first group of task registers and a second group of task registers, and the third logical IP comprises functions of the first logical IP and the second logical IP;
An apparatus, wherein a first software driver is configured to invoke a function of a first logical intellectual property (IP), a second software driver is configured to invoke a function of a second logical IP, a third logical IP is obtained by combining the first logical IP and the second logical IP, the third logical IP comprises two interrupt numbers and two groups of task registers, the two groups of task registers are a first group of task registers and a second group of task registers, and the third logical IP comprises functions of the first logical IP and the second logical IP;
A non-transitory computer-readable storage medium, storing computer instructions for execution by one or more processors of an apparatus to cause the apparatus to perform operations, wherein a first software driver is configured to invoke a function of a first logical intellectual property (IP), a second software driver is configured to invoke a function of a second logical IP, a third logical IP is obtained by combining the first logical IP and the second logical IP, the third logical IP comprises two interrupt numbers and two groups of task registers, the two groups of task registers are a first group of task registers and a second group of task registers, and the third logical IP comprises functions of the first logical IP and the second logical IP;
Dependencies are inferred from the claim text.