Back to results
US 2024/0403052 A1Published application
Indexed vector permutation operations
AssigneeArm Limited
InventorsJoshua Randall, Siying Feng
Life of this patent
Estimating the term…
Abstract
The present disclosure relates generally to integrated circuits and relates more particularly to indexed vector permutation operations.
Claims21
An article, comprising:
- a non-transitory computer readable medium having stored thereon instructions executable by a processing device to provide an instruction execution environment and to:
- maintain values at first ordered positions of a first register;
- and
- load to second ordered positions of a second register the values maintained at the first ordered positions of the first register in accordance with an index vector, wherein individual values of the index vector indicate particular positions of the second ordered positions of the second register for values maintained at respective positions of the first ordered positions of the first register.
1 more element
An integrated circuit, comprising:
- a first register to maintain values at first ordered positions of the first register;
- a second register to receive values at second ordered positions of the second register;
- and
- circuitry to load values maintained in the first ordered positions to the second ordered positions in accordance with an index vector, wherein individual values of the index vector to indicate particular positions of the second ordered positions for values maintained at respective positions of the first ordered positions of the first register.
1 more element
A method comprising:
- maintaining values at first ordered positions of a first register;
- and
- loading to second ordered positions of a second register the values maintained at the first ordered positions of the first register in accordance with an index vector, wherein individual values of the index vector indicate particular positions of the second ordered positions of the second register for values maintained at respective positions of the first ordered positions of the first register.
Dependencies are inferred from the claim text.