Semiconductor device for regulating integrated circuit timing and power consumption
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsHung-Chih OU, Wen-Hao CHEN
Life of this patent
Estimating the term…
Abstract
A semiconductor device includes a first circuit element, a layer of dielectric material, a first wire and a second wire in the layer of dielectric material, and an array of wires in the layer of dielectric material, wherein a first wire at a first track in the array of wires is electrically connected to the first circuit element, the first wire having a first width, a second wire at a second track in the array of wires has a second width different from the first width, and a third track in the array of wires between the first track and the second track is an empty track, and wherein the first wire is asymmetric with respect to the first track in the array of wires.
Claims20
A semiconductor device, comprising:
- a first circuit element;
- a layer of dielectric material;
- and
- an array of wires in the dielectric material, wherein
- a first wire of the array of wires overlapping a first track is electrically connected to the first circuit element, wherein the first wire has a first width,
- a second wire of the array of wires overlapping a second track, wherein the second wire has a second width different from the first width, and
- a third track between the first track and the second track is an empty track,
- wherein the first wire is asymmetric with respect to the first track, the first track and the third track are separated by a first separation distance, and the third track and the second track are separated by the first separation distance.
A semiconductor device, comprising:
- a plurality of conductive wires arrayed along a plurality of parallel tracks separated by a track spacing distance;
- wherein the plurality of conductive lines comprises:
- a first conductive wire having a first width W1 aligned along a first track;
- a second conductive wire having a second width W2 aligned along a second track;
- and
- a third conductive wire having a third width W3 aligned along a third track,
- wherein the first, second, and third widths satisfy an expression W3>W2>W1.
A semiconductor device, comprising:
- a plurality of conductive wires arrayed along a plurality of parallel tracks separated by a track spacing distance;
- wherein the plurality of conductive lines comprises:
- a first conductive wire having a first width W1 aligned along a first track;
- a second conductive wire having a second width W2 aligned along a second track;
- a third conductive wire having a third width W3 aligned along a third track,
- wherein the first, second, and third widths satisfy an expression W3>W2>W1;
- and
- a fourth conductive wire having a fourth width W4 aligned along a fourth track.
Dependencies are inferred from the claim text.