Systems and Methods for Advanced High-Performance Logging and Debug Infrastructure
AssigneeDell Products L.P.
InventorsItai Shavit, Roy Koren, Vladimir Shveidel, Benny Kirenberg, Leron Fliess
Life of this patent
Estimating the term…
Loading patent…
AssigneeDell Products L.P.
InventorsItai Shavit, Roy Koren, Vladimir Shveidel, Benny Kirenberg, Leron Fliess
Estimating the term…
A method, computer program product, and computer system for generating, by a computing device, a debug message of a plurality of debug messages, wherein a format of the debug message may be a binary format that includes information, and wherein the information may include debug header information and one or more values of optional parameters. It may be determined that the debug message and a portion of the plurality of debug messages are associated with one or more debug levels. Each respective processor core may be allocated with a separate cyclic buffer that contains the information for each of the debug messages that are associated with the one or more debug levels and written while each respective processor core is active.
A computer-implemented method comprising:
A computer program product residing on a computer readable storage medium having a plurality of instructions stored thereon which, when executed across one or more processors, causes at least a portion of the one or more processors to perform operations comprising:
A computing system including one or more processors and one or more memories configured to perform operations comprising:
Dependencies are inferred from the claim text.