Back to results
US 2024/0194138 A1Published application
Display panel and display device including the same
AssigneeLG Display Co., Ltd.
InventorDong Kyu KIM
Life of this patent
Estimating the term…
Abstract
A display device can include at least one subpixel connected to a data line and a gate line; a first gate driving circuit connected to a first end of the gate line; a second gate driving circuit connected to a second end of the gate line, the second end being opposite to the first end. Also, the first and second gate driving circuits are configured to double feed gate pulses to the first and second ends of the gate line based on a first condition being satisfied, and single feed the gate pulse to only one of the first and second ends of the gate line based on a second condition being satisfied.
Claims20
A display panel comprising:
- a plurality of data lines configured to receive data signals;
- a plurality of gate lines configured to receive a gate pulse;
- a plurality of pixel circuits, each of the plurality of pixel circuits being connected to one of the plurality of data lines and one of the plurality of gate lines;
- a first gate driving circuit configured to supply the gate pulse to first ends of the plurality of gate lines;
- a second gate driving circuit configured to supply the gate pulse to second ends of the plurality of gate lines;
- a first feedback line connected to an output node of the first gate driving circuit;
- and
- a second feedback line connected to an output node of the second gate driving circuit,
- wherein the first and second gate driving circuits are configured to:
- double-feed the gate pulse to a corresponding gate line among the plurality of gates lines from opposite ends of the corresponding gate line, and
- in response to one of the first and second gate driving circuits operating abnormally, single-feed the gate pulse to the corresponding gate line from only a remaining one of the first and second gate driving circuits.
8 more elements
A display panel comprising:
- a plurality of data lines configured to receive data signals;
- a plurality of gate lines configured to receive a gate pulse;
- a plurality of pixel circuits, each of the plurality of pixel circuits being connected to one of the plurality of data lines and one of the plurality of gate lines;
- a first gate driving circuit configured to supply the gate pulse to first ends of the plurality of gate lines;
- a second gate driving circuit configured to supply the gate pulse to second ends of the plurality of gate lines;
- a first clock switching circuit configured to selectively supply a clock signal and a direct current voltage to a clock node of the first gate driving circuit;
- and
- a second clock switching circuit configured to selectively supply the clock signal and the direct current voltage to a clock node of the second gate driving circuit,
- wherein the first and second gate driving circuits are configured to:
- double-feed the gate pulse to a corresponding gate line among the plurality of gate lines from opposite ends of the corresponding gate line, and
- in response to one of the first and second gate driving circuits failing, single-feed the gate pulse to the corresponding gate line from only a remaining one of the first and second gate driving circuits.
8 more elements
A display device comprising:
- a display panel including:
- a plurality of data lines,
- a plurality of gate lines,
- a plurality of pixel circuits,
- a first gate driving circuit configured to supply a gate pulse to first ends of the plurality of gate lines,
- a second gate driving circuit configured to supply the gate pulse to second ends of the plurality of gate lines,
- a first feedback line connected to an output node of the first gate driving circuit, and
- a second feedback line connected to an output node of the second gate driving circuit;
- and
- a timing controller configured to:
- compare feedback signals from the first and second feedback lines with a previously stored normal pattern,
- in response to the feedback signals matching the previously stored normal pattern, output the gate pulse from both of the first and second gate driving circuits to double-feed a corresponding gate line among the plurality of gate lines, and
- in response to at least one of the feedback signals being different than the previously stored normal pattern, output the gate pulse from only one of the first and second gate driving circuits to single-feed a corresponding gate line.
10 more elements
A display panel comprising:
- at least one subpixel connected to a data line and a gate line;
- a first gate driving circuit connected to a first end of the gate line;
- and
- a second gate driving circuit connected to a second end of the gate line, the second end being opposite to the first end,
- wherein the first and second gate driving circuits are configured to:
- double feed gate pulses to the first and second ends of the gate line based on a first condition being satisfied, and
- single feed a gate pulse to only one of the first and second ends of the gate line based on a second condition being satisfied.
4 more elements
Dependencies are inferred from the claim text.