Super block management method and apparatus
AssigneeHuawei Technologies Co., Ltd.
InventorsLaibin QIU, Wei FANG, Xie MIAO, Hongjiang ZHAO, Jie QIU
Life of this patent
Estimating the term…
Abstract
This application discloses a super block management method and apparatus. An example method includes: obtaining a parameter of a memory and a type of target data, where the target data is data to be written into the memory; configuring a capacity of a section in a file system based on at least one of the type of the target data or the parameter of the memory, where the configured capacity of the section matches a capacity of a super block in the memory; and managing, based on the configured capacity of the section, a logical address space corresponding to the memory.
Claims21
A method for super block management, wherein the method comprises:
- obtaining a parameter of a memory and a type of target data, wherein the target data is data to be written into the memory;
- configuring a capacity of a section in a file system based on at least one of the type of the target data or the parameter of the memory, wherein the section is a logical address space management unit in the file system, and the configured capacity of the section matches a capacity of a super block in the memory;
- and
- managing, based on the configured capacity of the section, a logical address space corresponding to the memory.
A device, comprising at least one processor and at least one memory coupled to the at least one processor,
- wherein the at least one memory stores program instructions for execution by the at least one processor to cause the device to perform operations comprising:
- obtaining a parameter of the at least one memory and a type of target data, wherein the target data is data to be written into the at least one memory;
- configuring a capacity of a section in a file system based on at least one of the type of the target data or the parameter of the at least one memory, wherein the section is a logical address space management unit in the file system, and the configured capacity of the section matches a capacity of a super block in the at least one memory;
- and
- managing, based on the configured capacity of the section, a logical address space corresponding to the at least one memory.
A chip system, wherein the chip system comprises at least one processor, at least one memory, and an interface circuit;
- the at least one memory, the interface circuit, and the at least one processor are connected to each other through a line;
- and the at least one memory stores program instructions for execution by the at least one processor to cause the chip system to perform operations comprising:
- obtaining a parameter of the at least one memory and a type of target data, wherein the target data is data to be written into the at least one memory;
- configuring a capacity of a section in a file system based on at least one of the type of the target data or the parameter of the at least one memory, wherein the section is a logical address space management unit in the file system, and the configured capacity of the section matches a capacity of a super block in the at least one memory;
- and
- managing, based on the configured capacity of the section, a logical address space corresponding to the at least one memory.
A computer-readable storage medium, wherein the computer-readable storage medium stores program instructions for execution by at least one processor of a device to cause the device to perform operations comprising:
- obtaining a parameter of a memory and a type of target data, wherein the target data is data to be written into the memory;
- configuring a capacity of a section in a file system based on at least one of the type of the target data or the parameter of the memory, wherein the section is a logical address space management unit in the file system, and the configured capacity of the section matches a capacity of a super block in the memory;
- and
- managing, based on the configured capacity of the section, a logical address space corresponding to the memory.
(canceled)
Dependencies are inferred from the claim text.