Bus-off attack prevention circuit
AssigneeIntel Corporation
InventorsMarcio Rogerio Juliato, Shabbir Ahmed, Santosh Ghosh, Christopher Gutierrez, Manoj R. Sastry
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsMarcio Rogerio Juliato, Shabbir Ahmed, Santosh Ghosh, Christopher Gutierrez, Manoj R. Sastry
Estimating the term…
Various systems and methods for bus-off attack detection are described herein. An electronic device for bus-off attack detection and prevention includes bus-off prevention circuitry coupled to a protected node on a bus, the bus-off prevention circuitry to: detect a transmitted message from the protected node to the bus; detect a bit mismatch of the transmitted message on the bus; suspend further transmissions from the protected node while the bus is analyzed; determine whether the bit mismatch represents a bus fault or an active attack against the protected node; and signal the protected node indicating whether a fault has occurred.
An apparatus comprising:
-3. (canceled)
(canceled)
(canceled)
-24. (canceled)
A method comprising:
At least one computer-readable medium having stored thereon instructions which, when executed, cause a computing device to perform operations comprising:
Dependencies are inferred from the claim text.