Self-Aligned Trench MOSFET Contacts Having Widths Less Than Minimum Lithography Limits
AssigneeSemiconductor Components Industries, LLC
InventorsMitsuru SOMA, Masahiro SHIMBO, Masaki KURAMAE, Kouhei UCHIDA
Life of this patent
Estimating the term…
Loading patent…
AssigneeSemiconductor Components Industries, LLC
InventorsMitsuru SOMA, Masahiro SHIMBO, Masaki KURAMAE, Kouhei UCHIDA
Estimating the term…
Semiconductor devices made by forming hard mask pillars on a surface of a substrate, forming sacrificial spacers on a first side of each hard mask pillar and a second side of each hard mask pillar. The open gaps may be formed between adjacent sacrificial spacers. The semiconductor devices may also be formed by etching the hard mask pillars to form pillar gaps, etching gate trenches into the substrate through the open gaps and the pillar gaps, forming a gate electrode within the gate trenches, implanting channels and sources in the substrate below the sacrificial spacers, forming an insulator layer around the sacrificial spacers, etching the sacrificial spacers to form contact trenches within the substrate, and filling the contact trenches with a conductive material to form contacts.
-11. (canceled)
A semiconductor device, comprising:
A semiconductor device, comprising:
Dependencies are inferred from the claim text.