Constant division and modulo via carrysave modulo reduction
AssigneeIntel Corporation
InventorsTheo Drane, Christopher Louis Poole, William Zorn, Emiliano Morini
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsTheo Drane, Christopher Louis Poole, William Zorn, Emiliano Morini
Estimating the term…
The techniques described in the detailed description above enable the manufacturing of circuits with increased performance and efficiency when performing division by a constant number. One embodiment provides circuitry including an input circuit to receive an input value including a plurality of bits, a logarithmic tree coupled with the input circuit, the logarithmic tree configured to compute an array of values based on a plurality of multi-bit groups of the plurality of bits of the input value, each value in the array of values includes a modulus of a corresponding multi-bit group with respect to the constant, a binary array adder to compute a quotient of the division operation based on the array of values, the input value, and the constant, and an output circuit to output the quotient.
An apparatus comprising:
A method comprising:
A data processing system comprising:
Dependencies are inferred from the claim text.