Back to results
US 2023/0418474 A1Published application
Pim computing system and memory controller thereof
AssigneesSK hynix Inc., Korea University Research and Business Foundation
InventorsSeon Wook KIM, Chang Hyun KIM, Won Joon LEE
Life of this patent
Estimating the term…
Abstract
A Processing-in-Memory (PIM) computing system and a memory controller provide improved memory traffic efficiency and improved PIM operation efficiency by increasing a burst length of a PIM operation relative to a general memory request. In embodiments, the increased burst length allows the PIM operation to be performed in units of pages, wherein a page is management unit of a memory used in the PIM operation.
Claims22
A Processing-in-Memory (PIM) computing system comprising:
- a Random Access Memory (RAM) configured to perform a PIM operation of reading data of a second read granularity corresponding to a second burst length in response to receiving a PIM request when the PIM request includes a read command;
- and
- a memory controller configured to:
- identify a first memory request as the PIM request by comparing an address of the first memory request with pre-registered PIM address information,
- schedule a memory request by applying the second burst length greater than a first burst length when the first memory request is identified as the PIM request,
- schedule the memory request by applying the first burst length when the first memory request is not identified as the PIM request, and
- provide the first memory request to the RAM.
4 more elements
A memory controller of a PIM computing system, the memory controller comprising:
- a PIM interface unit configured to receive a memory request and to provide a PIM request identification signal identifying whether the memory request corresponds to a PIM request by comparing an address requested by the memory request with pre-registered PIM address information;
- a request queue unit configured to receive the memory request, and to transmit the memory request and the PIM request identification signal;
- and
- a scheduler configured to apply a second burst length when the PIM request identification signal indicates that the memory request is the PIM request and the PIM request is a PIM read request, to apply a first burst length when the PIM request identification signal indicates that the memory request is not the PIM request, and to schedule transmission of the memory request to a Random Access Memory (RAM),
- wherein the second burst length is greater than the first burst length.
2 more elements
Dependencies are inferred from the claim text.