Processing circuit, logic gate, arithmetic processing method, and non-transitory computer-readable storage medium
AssigneesTohoku University, Canon Medical Systems Corporation
InventorsTakahiro HANYU, Naoya ONIZAWA, Seiichi SHIN, Hiroyuki FUJITA, Koji YANO
Life of this patent
Estimating the term…
Abstract
A processing circuit according to an embodiment includes a plurality of logic gates in combination each of which is configured to probabilistically determine, based on signal values of one or two or more input nodes and output nodes at a certain time, signal values at at least one of the input nodes and the output nodes at a subsequent time, in which the processing circuit controls the signal values based on a relationship to be satisfied between at least some nodes of the input nodes and the output nodes.
Claims12
A processing circuit comprising a plurality of logic gates in combination each of which is configured to probabilistically determine, based on signal values of one or two or more input nodes and output nodes at a certain time, signal values at at least one of the input nodes and the output nodes at a subsequent time, wherein
- the processing circuit controls the signal values based on a relationship to be satisfied between at least some nodes of the input nodes and the output nodes.
A logic gate that probabilistically determines, based on signal values of one or two or more input nodes and output nodes at a certain time, signal values at at least one of the input nodes and the output nodes at a subsequent time, wherein
- the logic gate controls the signal values based on a relationship to be satisfied between at least some nodes of the input nodes and the output nodes.
An arithmetic processing method comprising:
- performing arithmetic processing of probabilistically determining, based on signal values of one or two or more input nodes and output nodes at a certain time, signal values at at least one of the input nodes and the output nodes at a subsequent time, and
- controlling the signal values during the arithmetic processing based on a relationship to be satisfied between at least some nodes of the input nodes and the output nodes.
A non-transitory computer readable medium storing a computer program that causes a computer to execute:
- arithmetic processing of probabilistically determining, based on signal values of one or two or more input nodes and output nodes at a certain time, signal values at at least one of the input nodes and the output nodes at a subsequent time, and
- processing of controlling the signal values during the arithmetic processing based on a relationship to be satisfied between some nodes of the input nodes and the output nodes.
Dependencies are inferred from the claim text.