Avoiding damage to universal serial bus sink switch device
AssigneeIntel Corporation
InventorsShailendra Singh Chauhan, Mahesh Gunnam, Venkataramana Kotakonda, Chuen Ming Tan
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsShailendra Singh Chauhan, Mahesh Gunnam, Venkataramana Kotakonda, Chuen Ming Tan
Estimating the term…
Embodiments herein relate to avoiding damage to a transistor in a power-sinking device that receives power from an external power source via a Universal Serial Bus port. In one aspect, a controller of the device sets a current limit to a reduced level during a wait period after the external power source is connected to the power-sinking device. The wait period avoids damage to the transistor by allowing its input and output voltages to equalize before the current is increased. Upon expiration of the wait period, the current limit is increased to a level negotiated with the external power source. Other aspects involve considering a sleep or low/dead battery state of the power-sinking device. The current limit can be set by programming a current limit of a battery charger coupled to between the transistor and a power bus of the device.
An apparatus, comprising:
An apparatus, comprising:
One or more non-transitory machine-readable storage media having machine readable instructions stored thereon that when executed cause one or more machines to:
Dependencies are inferred from the claim text.