Back to results
US 2023/0305807 A1Published application
Core group memory processsing with mac reuse
AssigneeMemryX Incorporated
InventorsMohammed ZIDAN, Jacob BOTIMER, Timothy WESLY, Chester LIU, Zhengya ZHANG, Wei LU
Life of this patent
Estimating the term…
Abstract
A multi-accumulator multiply-and-accumulate (MAC) unit can include a multiplier and a plurality of accumulators. The multiplier can be configured to multiply a given element of a corresponding column of a first matrix and a plurality of elements of a corresponding row of a second matrix to generate a plurality of corresponding partial product elements that can be accumulated by corresponding ones of the plurality of accumulators.
Claims10
A memory processing unit (MPU) comprising:
- a first memory including a plurality of memory regions;
- and
- a plurality of processing regions interleaved between the plurality of regions of the first memory, wherein the processing regions include a plurality of computer cores, wherein the plurality of compute cores are coupled between adjacent ones of the plurality of memory regions, wherein the compute cores include multi-accumulator multiply-and-accumulate (MAC) unit configured to computer matrix dot products wherein element values of a given matrix are reused by time division multiplexing computations of the matrix dot product.
A memory processing unit (MPU) comprising:
- a first memory including a plurality of memory regions, wherein the plurality of memory regions are configured in corresponding pluralities of memory blocks;
- and
- a plurality of processing regions interleaved between the plurality of regions of the first memory, wherein the processing regions include a plurality of core groups of compute cores configurable in one or more clusters, wherein the plurality of core groups of respective ones of the plurality of processing regions are coupled between adjacent ones of the plurality of memory regions of the first memory and between adjacent core groups coupled to respective adjacent memory regions, and wherein compute cores are configured to compute a plurality of output feature map values simultaneously without reloading weight values.
A method comprising:
- receiving, by a plurality of multi-accumulator multiply-and-accumulate (MAC) units, a first matrix and a second matrix;
- multiplying, by the plurality of multi-accumulator multiply-and-accumulate (MAC) units, element values of the first matrix with a plurality of element values of the second matrix to generate a corresponding plurality of partial products;
- and
- accumulating, by the plurality of multi-accumulator multiply-and-accumulate (MAC) units, the plurality of partial products in respective accumulators of the multi-accumulator multiply-and-accumulate (MAC) units.
1 more element
Dependencies are inferred from the claim text.