Wafer breaking method and chip failure analysis method
AssigneeChangxin Memory Technologies, Inc.
InventorWEN-LON GU
Life of this patent
Estimating the term…
Loading patent…
AssigneeChangxin Memory Technologies, Inc.
InventorWEN-LON GU
Estimating the term…
Embodiments of the present disclosure relate to a wafer breaking method and a chip failure analysis method. The wafer breaking method includes: providing a wafer sample, which includes a first surface with a target point and a second surface opposite to the first surface; forming a first crack and a second crack, orthographic projection of which on the first surface are on the same straight line as the target point in a preset direction; forming a cutting slot, there is a preset distance between a bottom of the cutting slot and the first surface, and orthographic projection of the first crack and the second crack are on the same straight line as the cutting slot; and breaking the wafer sample along the cutting slot, such that the wafer sample is broken in the preset direction to obtain a cross section of the target point in the preset direction.
A wafer breaking method, comprising:
Dependencies are inferred from the claim text.