Low-power dynamic offset calibration of an error amplifier
AssigneeNVIDIA Corporation
InventorsJohn W. Poulton, Sudhir Shrikantha Kudva, John Michael Wilson
Life of this patent
Estimating the term…
Loading patent…
AssigneeNVIDIA Corporation
InventorsJohn W. Poulton, Sudhir Shrikantha Kudva, John Michael Wilson
Estimating the term…
Systems and methods are disclosed related to low-power dynamic offset calibration of an error amplifier. An analog linear voltage regulator circuit tracks changes between a reference voltage and a regulated voltage to keep the regulated voltage as close as possible to the reference voltage. The analog linear voltage regulator includes an error amplifier that measures the error between the reference and regulated voltages and feedback circuitry. The error amplifier and feedback circuitry should be calibrated to correct for any offset within the circuits. The described offset calibration technique not only compensates for the offset in the error amplifier but also cancels any mismatch in the feedback network. During operation, conditions such as temperature and supply voltage may vary causing the offset to change. The technique is low power and dynamically cancels the offset even when the linear regulator is operating to supply the desired voltage.
A computer-implemented method for calibrating a linear voltage regulator, comprising:
A linear voltage regulator, comprising:
A linear voltage regulator, comprising:
Dependencies are inferred from the claim text.