Lateral gallium nitride superjunction
AssigneeAnalog Devices, Inc.
InventorsJames G. Fiorenza, Daniel Piedra, Leonard Shtargot, F. Jacob Steigerwald
Life of this patent
Estimating the term…
Loading patent…
AssigneeAnalog Devices, Inc.
InventorsJames G. Fiorenza, Daniel Piedra, Leonard Shtargot, F. Jacob Steigerwald
Estimating the term…
A lateral GaN superjunction transistor or switching device that is configured to have higher breakdown voltage and lower on-resistance as compared to other GaN-based switching devices. The lateral GaN superjunction transistor includes a heavily doped buried implant region (hereinafter, “buried implant region”) in the substrate underlying the transistor that operates as backside field plate (BFP) to control or reduce gate-drain electric fields at the surface of the transistor, thereby enabling the transistor to operate at higher voltages while reducing charge trapping and breakdown effects. The lateral GaN superjunction transistor operates similarly to a vertical silicon superjunction FET to enable operation of the transistor at higher voltages than other GaN or semiconductor devices, such as to enable the construction of faster or higher power electronic circuits.
A device having a high electron mobility transistor, the device comprising:
A method for forming a high electron mobility transistor, the method comprising:
A device having a high electron mobility transistor, the device comprising:
Dependencies are inferred from the claim text.