Back to results
US 2023/0124622 A1Published application
Alarm Systems and Circuits
AssigneeArm Limited
InventorsShashank Guruprasad, Roma Rudra, Mikael Yves Marie Rien, Karthik Sankaranarayanan
Life of this patent
Estimating the term…
Abstract
According to one implementation of the present disclosure, a circuit includes: two or more metal wires, respective XOR gates coupled to each of the two or more top metal wires, a shift register having outputs coupled to the XOR gates, an OR gate configured to receive each of the outputs of the XOR gates, and a latch configured to receive an output of the OR gate and transmit an output signal corresponding to an alarm signal.
Claims20
A circuit comprising:
- two or more metal wires;
- respective XOR gates having inputs coupled to each of the two or more metal wires;
- a shift register having outputs coupled to the inputs of the XOR gates by way of the two or more metal wires;
- and
- a latch configured to receive a combined signal of the XOR gates and transmit an output signal corresponding to an alarm signal.
2 more elements
A system comprising:
- a shift register and comparator block configured to receive an enable or disable signal, two or more seed bit values, and a clock signal, and output an alarm signal,
- wherein the shift register and comparator block has XOR gates with inputs coupled to multiple metal shield wires, and
- wherein the shift register and comparator block outputs the alarm signal by way of outputs of the XOR gates.
A method comprising:
- providing a one-time programmable (OTP) per-chip value;
- providing a boot counter;
- generating a unique seed value based on a combination of the per-chip value and the boot counter;
- coupling outputs of a shift register to inputs of XOR gates by way of multiple metal shield wires;
- applying the unique seed value to the shift register so as to drive respective signals to the inputs of the XOR gates by way of the multiple metal shield wires;
- and
- generating an alarm signal via outputs of the XOR gates based on the respective signals to the inputs of the XOR gates.
4 more elements
Dependencies are inferred from the claim text.