Multiplier for floating-point operation, method, integrated circuit chip, and calculation device
AssigneeAnhui Cambricon Information Technology Co., Ltd.
InventorsYao ZHANG, Shaoli LIU
Life of this patent
Estimating the term…
Loading patent…
AssigneeAnhui Cambricon Information Technology Co., Ltd.
InventorsYao ZHANG, Shaoli LIU
Estimating the term…
The present disclosure relates to a multiplier, a method, an integrated circuit chip, and a computation apparatus for a floating-point computation. The computation apparatus may be included in a combined processing apparatus, which may also include a general interconnection interface and other processing apparatus. The computation apparatus interacts with other processing apparatus to jointly complete computation operations specified by the user. The combined processing apparatus may also include a storage apparatus, which is respectively connected to the computation apparatus and other processing apparatus and is used for storing data of the computation apparatus and other processing apparatus. Solutions of the present disclosure may be widely used in various floating-point data computations
A multiplier configured to execute a multiplication computation of a floating-point number according to a computation mode, wherein the floating-point number at least comprises an exponent and a mantissa, and the multiplier comprises:
(canceled)
A method configured to execute a multiplication computation of floating-point numbers through using a multiplier, wherein the floating-point numbers at least include an exponent and a mantissa, and the multiplier executes a multiplication computation based on a computation mode, and the method includes:
(canceled)
(canceled)
Dependencies are inferred from the claim text.