Estimating heights of defects in a wafer
AssigneeSamsung Electronics Co., Ltd.
InventorsShashank Shrikant Agashe, Gaurav Kumar, Sathyanarayanan Kulasekaran, Chanwoo Park, Yunje Cho
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsShashank Shrikant Agashe, Gaurav Kumar, Sathyanarayanan Kulasekaran, Chanwoo Park, Yunje Cho
Estimating the term…
The present disclosure relates to a method for estimating heights of defects in a wafer. The method comprises creating an un-calibrated 3D model of a defect in a wafer, determining one or more attributes associated with the un-calibrated 3D model, transforming the un-calibrated 3D model to a calibrated 3D model, and estimating a height of the defect using the calibrated 3D model. Creating an un-calibrated 3D model corresponds to a defect present in a wafer based on a plurality of Scanning Electron Microscope (SEM) images of the defect. Transforming the un-calibrated 3D model to a calibrated 3D model uses a scaling factor corresponding to the determined one or more attributes associated with the un-calibrated 3D model. A height of the defect is estimated based on the calibrated 3D model of the defect.
A method of estimating heights of defects in a wafer, the method comprising:
A method of correlating a plurality of scaling factors to a plurality of defects, wherein the plurality of scaling factors is used to estimate height of defects present in wafers, the method comprising:
8-14. (canceled)
Dependencies are inferred from the claim text.