Dynamically adjusting partitioned scm cache memory to maximize performance
AssigneeInternational Business Machines Corporation
InventorsLokesh M. Gupta, Kevin J. Ash, Kyler A. Anderson, Matthew G. Borlick
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsLokesh M. Gupta, Kevin J. Ash, Kyler A. Anderson, Matthew G. Borlick
Estimating the term…
A method for dynamically adjusting cache memory partition sizes within a storage system includes computing a read hit ratio for data accessed in each cache partition and an average read hit ratio for all the cache partitions over a time interval. The cache memory includes a higher performance portion (DRAM) and lower performance portion (SCM). The method increases or decreases the partition size for each cache partition by comparing the read hit ratio for the partition to the average read hit ratio for all the partitions. Each cache partition includes maximum and minimum partition sizes, and read hit and read access counters. The SCM portion of the cache memory includes cache partitions reserved for storing data of a specific type, or data used for a specific purpose or with a specific software application. A corresponding storage controller and computer program product are also disclosed.
A computer program product for dynamically adjusting partition sizes within a storage system cache memory having a higher performance portion and a lower performance portion (SCM), the computer program product comprising a non-transitory computer-readable storage medium having computer-usable program code embodied therein, the computer-usable program code configured to perform operations when executed by at least one processor, the operations comprising:
A method for dynamically adjusting cache partition sizes within a storage system, the storage system including at least one processor, a cache memory having a higher performance portion and a lower performance portion (SCM), and a computer-readable storage medium having computer-usable program code embodied therein, the computer-usable program code configured to perform operations when executed by at least one processor, the method comprising:
A storage controller for dynamically adjusting cache partition sizes within a storage system, the storage controller including a processor, a cache memory having a higher performance portion and a lower performance portion (SCM), and a computer program product, the computer program product comprising a non-transitory computer-readable storage medium having computer-usable program code embodied therein, the computer-usable program code configured to perform operations when executed by the processor, the operations comprising:
Dependencies are inferred from the claim text.