System and method for handling floating point hardware exception
AssigneeMarvell Asia Pte Ltd
InventorsChia-Hsin Chen, Avinash Sodani, Ulf Hanebutte, Rishan Tan, Soumya Gollamudi
Life of this patent
Estimating the term…
Abstract
A method includes receiving an input data at a floating point arithmetic operating unit, wherein the floating point operating unit is configured to perform a floating point arithmetic operation on the input data. The method also includes determining whether the received input data is positive infinity or negative infinity prior to performing the floating point arithmetic operation. The method further includes converting a value of the received input data to a modified value prior to performing the floating point arithmetic operation if the received input data is positive infinity or negative infinity.
Claims37
A computer-implemented method comprising:
- receiving an input data at a floating point arithmetic operating unit, wherein the floating point operating unit is configured to perform a floating point arithmetic operation on the input data;
- determining whether the received input data is positive infinity or negative infinity prior to performing the floating point arithmetic operation;
- and
- converting a value of the received input data to a modified value prior to performing the floating point arithmetic operation if the received input data is positive infinity or negative infinity.
A system comprising:
- a logic engine configured to
- receive an input data at a floating point arithmetic operating unit, wherein the floating point operating unit is configured to perform a floating point arithmetic operation on the input data,
- determine whether the received input data is positive infinity or negative infinity prior to performing the floating point arithmetic operation;
- and
- a convertor engine configured to convert a value of the received input data to a modified value prior to performing the floating point arithmetic operation if the received input data is positive infinity or negative infinity.
A system comprising:
- a means for receiving an input data at a floating point arithmetic operating unit, wherein the floating point operating unit is configured to perform a floating point arithmetic operation on the input data;
- a means for determining whether the received input data is positive infinity or negative infinity prior to performing the floating point arithmetic operation;
- and
- a means for converting a value of the received input data to a modified value prior to performing the floating point arithmetic operation if the received input data is positive infinity or negative infinity.
Dependencies are inferred from the claim text.