Apparatus and method for performing target refresh operation
AssigneeSK hynix Inc.
InventorsWoongrae KIM, Kwi Dong KIM, Chul Moon JUNG, Jeong Tae HWANG
Life of this patent
Estimating the term…
Loading patent…
AssigneeSK hynix Inc.
InventorsWoongrae KIM, Kwi Dong KIM, Chul Moon JUNG, Jeong Tae HWANG
Estimating the term…
A semiconductor memory device comprises: first storage logic configured to store, as first addresses, ‘K’ addresses having different values among input addresses applied during the enable period of a reference signal, second storage logic configured to store, as second addresses, ‘L’ addresses corresponding to a time point at which the enable period of the reference signal is ended among the input addresses, an order controller configured to determine a first output order of each of the first addresses based on a number of times each of the first addresses is repeatedly input, and to determine a second output order for outputting mixed addresses obtained by mixing the first addresses based on the first output order and the second addresses together, and refresh operation logic configured to apply the mixed addresses according to the second output order, to a target refresh operation.
A semiconductor memory device, comprising:
An operation method of a semiconductor memory device, the operation method comprising:
Dependencies are inferred from the claim text.