Field-programmable gate array (fpga) for using configuration shift chain to implement multi-bitstream function
AssigneeWuxi Esiontech Co., Ltd.
InventorsYueer SHAN, Yanfeng XU, Xiaofei HE, Jicong FAN
Life of this patent
Estimating the term…
Loading patent…
AssigneeWuxi Esiontech Co., Ltd.
InventorsYueer SHAN, Yanfeng XU, Xiaofei HE, Jicong FAN
Estimating the term…
A field-programmable gate array (FPGA) for using a configuration shift chain to implement a multi-bitstream function includes a bitstream control circuit, a multi-bitstream configuration shift chain and a configurable module. The FPGA enables multi-bitstream storage configuration bits to latch configuration bitstreams by adjusting a circuit structure of a multi-bitstream configuration shift chain in a combination of a control logic of a bitstream control circuit for the multi-bitstream configuration shift chain, and outputs one latched configuration bitstream from a configuration output terminal to a configurable module through each multi-bitstream storage configuration bit as required, so that the configurable module implements a logic function corresponding to the configuration bitstream outputted by the multi-bitstream configuration shift chain. By switching output of different configuration bitstreams, the FPGA can perform a plurality of times of high-speed switching to implement different logic functions without downloading bitstreams from an off-chip.
A field-programmable gate array (FPGA) for using a configuration shift chain to implement a multi-bitstream function, comprising a bitstream control circuit, a multi-bitstream configuration shift chain and a configurable module, wherein
Dependencies are inferred from the claim text.