Data storage device managing low endurance semiconductor memory write cache
AssigneeWestern Digital Technologies, Inc.
InventorDavid R. Hall
Life of this patent
Estimating the term…
Abstract
A data storage device is disclosed comprising a head actuated over a disk, a first semiconductor memory (SM) having a first endurance, and a second SM having a second endurance lower than the first endurance. A write command is received from a host including write data. When a size of the write command is less than a threshold, the write data is stored in a first SM write cache in the first SM, and when the size of the write command is greater than the threshold, the write data is stored in a second SM write cache in the second SM.
Claims19
A data storage device comprising:
- a disk;
- a head actuated over the disk;
- a first semiconductor memory (SM) having a first endurance;
- a second SM having a second endurance lower than the first endurance;
- and
- control circuitry configured to:
- receive a write command including write data from a host;
- when a size of the write command is less than a threshold, store the write data in a first SM write cache in the first SM;
- and
- when the size of the write command is greater than the threshold, store the write data in a second SM write cache in the second SM.
A data storage device comprising:
- a disk;
- a head actuated over the disk;
- a non-volatile semiconductor memory (NVSM);
- and
- control circuitry configured to:
- receive a plurality of write commands from a host, wherein each write command includes write data;
- store the write commands in a command queue having a command queue depth;
- store at least some of the write data in a NVSM write cache;
- and
- throttle use of the NVSM write cache based on at least one of the command queue depth, an average size of the write data, or a write transfer rate of the disk.
A data storage device comprising:
- a disk;
- a head actuated over the disk;
- a non-volatile semiconductor (NVSM) comprising a plurality of blocks;
- and
- control circuitry configured to:
- receive a plurality of write commands from a host, wherein each write command includes write data;
- store at least some of the write data in a NVSM write cache in the NVSM;
- and
- generate a command execution order for the write commands based on whether flushing the write data of each write command will enable erasing one or more blocks of the NVSM.
A data storage device comprising:
- a disk comprising a plurality of data tracks;
- a head actuated over the disk;
- and
- control circuitry configured to:
- receive a plurality of write commands from a host, wherein each write command includes write data;
- store at least some of the write data in a write cache;
- and
- generate a command execution order based on a refresh metric of victim data tracks adjacent to data tracks of the cached write data.
Dependencies are inferred from the claim text.