Substrate with gradiated dielectric for reducing impedance mismatch
AssigneeIntel Corporation
InventorsJackson Chung Peng Kong, Bok Eng Cheah, Ping Ping Ooi, Kooi Chi Ooi
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsJackson Chung Peng Kong, Bok Eng Cheah, Ping Ping Ooi, Kooi Chi Ooi
Estimating the term…
An electronic circuit including a substrate having a first dielectric characteristic. The substrate can include a first side and a second side. An intermediary material can be disposed within the substrate. For instance, the intermediary material can be located between the first side and the second side. The intermediary material can include a second dielectric characteristic, where the second dielectric characteristic is different than the first dielectric characteristic. A first conductive layer can be disposed on the first side, and a second conductive layer can be disposed on the second side. A conductive path can be electrically coupled between the first conductive layer and the second conductive layer. The conductive path can be in contact with at least a portion of the intermediary material.
An electronic circuit comprising:
A method of making an increased impedance via in an electrical circuit, comprising:
An electronic package including a substrate having a gradiated dielectric characteristic, the electronic package comprising:
Dependencies are inferred from the claim text.