Film in substrate for releasing z stack-up constraint
AssigneeIntel Corporation
InventorsJianfeng HU, Zhicheng DING, Yong SHE, Zhijun XU
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsJianfeng HU, Zhicheng DING, Yong SHE, Zhijun XU
Estimating the term…
Embodiments include semiconductor packages and a method of forming the semiconductor packages. A semiconductor package includes a package substrate with a plurality of cavities, and a plurality of adhesives in the cavities of the package substrate. The semiconductor package also includes a plurality of stacked dies over the adhesives and the package substrate, where the stacked dies are coupled to the adhesives with spacers. The spacers may be positioned below outer edges of the stacked dies. The adhesives may include a plurality of films. The semiconductor package may further include a plurality of interconnects coupled to the stacked dies and package substrate, a plurality of electrical components on the package substrate, a mold layer over the stacked dies, interconnects, spacers, adhesives, and electrical components, and a plurality of adhesive layers coupled to the plurality of stacked dies, where one of the adhesive layers couples the stacked dies to the spacers.
A semiconductor package, comprising:
A method of forming a semiconductor package, comprising:
A semiconductor packaging system, comprising:
Dependencies are inferred from the claim text.