Battery management apparatus and method
AssigneeLG Energy Solution, Ltd.
InventorsJae-Yeon CHOI, Jong-Shik BAEK
Life of this patent
Estimating the term…
Abstract
A battery management apparatus according to an embodiment of the present disclosure includes a processor including a plurality of cores respectively provided with a cache memory and configured to set a core storing a record-target data in the cache memory thereof among the plurality of cores as a main core and set a core other than the main core among the plurality of cores as a sub core; and a main memory configured to store the record-target data by the main core, wherein the main core is configured to block an authority of the sub core to access the main memory while the record-target data is being recorded in the main memory, and endow an authority to access the main memory to the sub core after the record-target data is recorded in the main memory.
Claims11
A battery management apparatus for preventing data inconsistency in a multi-core environment, comprising:
- a processor including a plurality of cores, each respectively provided with a cache memory, the processor being configured to:
- set a core storing a record-target data in the cache memory thereof among the plurality of cores as a main core;
- and
- set a core other than the main core among the plurality of cores as a sub core;
- and
- a main memory configured to store the record-target data by the main core,
- wherein the main core is configured to:
- block an authority of the sub core to access the main memory while the record-target data is being recorded in the main memory, and
- endow an authority to access the main memory to the sub core after the record-target data is recorded in the main memory.
A battery management method, comprising:
- a main core setting operation of setting a core for recording a record-target data stored in a cache memory thereof in a main memory, among a plurality of cores, as a main core;
- an access authority blocking operation of blocking an authority of a sub core, which is other than the main core, among the plurality of cores, to access the main memory, while the main core is recording the record-target data in the main memory;
- and
- an access authority endowing operation of endowing an authority to access the main memory to the sub core, after the record-target data is recorded in the main memory.
Dependencies are inferred from the claim text.