Back to results
US 2022/0091782 A1Published application
Endurance hints for tiered memory
AssigneeIntel Corporation
InventorsFrancesc Guim Bernat, Karthik Kumar
Life of this patent
Estimating the term…
Abstract
An embodiment of an electronic apparatus may include one or more substrates, and a controller coupled to the one or more substrates, the controller including circuitry to control access to persistent media, and manage an endurance of the persistent media based on one or more endurance hints from an external source. Other embodiments are disclosed and claimed.
Claims20
An electronic apparatus, comprising:
- one or more substrates;
- and
- a controller coupled to the one or more substrates, the controller including circuitry to:
- control access to persistent media, and
- manage an endurance of the persistent media based on one or more endurance hints from an external source.
2 more elements
An electronic system, comprising:
- a processor;
- a tiered memory that includes one or more tiers of persistent media;
- and
- a controller communicatively coupled to the processor and the tiered memory, the controller including first circuitry to:
- control access to the tiered memory, and
- provide one or more endurance hints to the one or more tiers of persistent media.
3 more elements
A method of controlling memory, comprising:
- controlling access to persistent media, and
- managing an endurance of the persistent media based on one or more endurance hints from an external source.
Dependencies are inferred from the claim text.