Integrated Circuit Package and Method
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsWen-Chih Chiou, Chen-Hua Yu, Shih Ting Lin, Szu-Wei Lu
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsWen-Chih Chiou, Chen-Hua Yu, Shih Ting Lin, Szu-Wei Lu
Estimating the term…
In an embodiment, a device includes: an interposer; a first integrated circuit device bonded to the interposer with dielectric-to-dielectric bonds and with metal-to-metal bonds; a second integrated circuit device bonded to the interposer with dielectric-to-dielectric bonds and with metal-to-metal bonds; a buffer layer around the first integrated circuit device and the second integrated circuit device, the buffer layer including a stress reduction material having a first Young's modulus; and an encapsulant around the buffer layer, the first integrated circuit device, and the second integrated circuit device, the encapsulant including a molding material having a second Young's modulus, the first Young's modulus less than the second Young's modulus.
A method comprising:
A device comprising:
A device comprising:
Dependencies are inferred from the claim text.