# US 2022/0045684 A1 · Charge pump, phase-locked loop circuit, and clock control apparatus

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 2022/0045684 A1
- Document ID: US20220045684A1
- Status: Published application
- Kind: A1
- Application number: 17/510,110
- Filed: 2021-10-25
- Published: 2022-02-10
- Earliest claimed: 2019-04-25
- Assignees: Huawei Technologies Co., Ltd.
- Applicants: Huawei Technologies Co., Ltd.
- Inventors: Na GUO; Qing MIN
- Web page: https://patentgrep.com/patent/US20220045684A1

## CPC

- H03L 7/0895: {Details of the current generators (H03L7/0893 takes precedence)}
- H02M 3/073: {Charge pumps of the Schenkel-type}
- H03L 7/093: using special filtering or amplification characteristics in the loop (H03L7/087 - H03L7/091 take precedence)
- H03L 7/099: concerning mainly the controlled oscillator of the loop
- Y02B 70/10: Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
- H03L: AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES (generation of oscillations H03B)
- H02M: APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF (transformers H01F; dynamo-electric converters H02K47/00; controlling transformers, reactors or choke coils, control or regulation of electric motors, generators or dynamo-electric converters H02P)
- Y02B: CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS

## Abstract

A charge pump (321), a phase-locked loop circuit (301), and a clock control apparatus are provided, related to the field of wireless communications technologies, to implement a high-speed and low-noise charge pump in the clock control apparatus. The charge pump includes a degeneration circuit (3210), a charging current source transistor (Mio 1), a switch circuit (3211) and a discharging current source transistor (Mc 2). The charging current source transistor is configured to provide a charging current. The degeneration circuit is coupled between a first terminal of the charging current source transistor and a power supply terminal. The degeneration circuit is configured to degrade a first voltage corresponding to the power supply terminal to a second voltage. The switch circuit is coupled between a second terminal of the charging current source transistor and a load. The switch circuit is configured to control a charging current output to the load.

## Claims

### Claim 1

A charge pump, comprising:
a charging current source transistor, configured to provide a charging current;
a degeneration circuit, coupled between a first terminal of the charging current source transistor and a power supply terminal, wherein the degeneration circuit is configured to degrade a first voltage corresponding to the power supply terminal to a second voltage;
a switch circuit, coupled between a second terminal of the charging current source transistor and a load, wherein the switch circuit is configured to control the charging current output to the load; and
a discharging current source transistor, wherein a first terminal of the discharging current source transistor is coupled to the switch circuit and the load, and a second terminal of the discharging current source transistor is coupled to the ground.

### Claim 2 (depends on 1)

The charge pump according to claim 1, wherein the switch circuit further comprises a first switching transistor; and
a gate of the first switching transistor is configured to receive a charging signal, a first terminal of the first switching transistor is coupled to the second terminal of the charging current source transistor, and a second terminal of the first switching transistor is coupled to the load.

### Claim 3 (depends on 2)

The charge pump according to claim 2, wherein the first switching transistor uses a thin gate oxygen transistor.

### Claim 4 (depends on 2)

The charge pump according to claim 2, wherein the charging current source transistor uses a thin gate oxygen transistor.

### Claim 5 (depends on 1)

The charge pump according to claim 1, wherein the degeneration circuit has first impedance, the first impedance is used to control a voltage value of the second voltage, to drive the charging current source transistor, the switch circuit, and the discharging current source transistor by using the second voltage.

### Claim 6 (depends on 5)

The charge pump according to claim 5, wherein the degeneration circuit comprises at least one resistor.

### Claim 7 (depends on 5)

The charge pump according to claim 5, wherein the degeneration circuit comprises at least one transistor.

### Claim 8 (depends on 7)

The charge pump according to claim 7, wherein the transistor uses a thick gate oxygen transistor.

### Claim 9 (depends on 8)

The charge pump according to claim 8, wherein the charging current source transistor uses a thick gate oxygen transistor, and gates of a plurality of transistors and a gate of the charging current source transistor receive a same control signal.

### Claim 10 (depends on 8)

The charge pump according to claim 8, wherein the charging current source transistor uses a thick gate oxygen transistor, and a size of the transistor is the same as that of the charging current source transistor.

### Claim 11 (depends on 7)

The charge pump according to claim 7, wherein gates of a plurality of transistors receive a same control signal.

### Claim 12 (depends on 2)

The charge pump according to claim 2, wherein the switch circuit further comprises a second switching transistor and a bypass current transistor;
a gate of the second switching transistor is configured to receive a reverse signal of the charging signal;
a first terminal of the second switching transistor is coupled to the second terminal of the charging current source transistor; and a second terminal of the second switching transistor is coupled to a gate and a first terminal of the bypass current transistor; and
a second terminal of the bypass current transistor is coupled to the ground.

### Claim 13 (depends on 1)

The charge pump according to any one of claim 1, wherein the charge pump further comprises a third switching transistor; and
a gate of the third switching transistor is configured to receive a discharging signal; a first terminal of the third switching transistor is coupled to the load; and a second terminal of the third switching transistor is coupled to the first terminal of the discharging current source transistor.

### Claim 14 (depends on 1)

A phase-locked loop circuit, wherein the phase-locked loop circuit comprises a phase frequency detector, a signal processing circuit, and the charge pump according to claim 1;
the charge pump comprises a first switching transistor; and a gate of the first switching transistor is coupled to the signal processor; and
the signal processing circuit is coupled to the phase frequency detector; and the signal processing circuit is configured to reverse an output signal of the phase frequency detector, and output the signal to the gate of the first switching transistor as a charging signal.

### Claim 15 (depends on 14)

The phase-locked loop circuit according to claim 14, wherein the charge pump comprises a second switching transistor; and
a gate of the second switching transistor is coupled to the phase frequency detector; and the phase frequency detector is configured to output a reverse signal of the charging signal to the gate of the second switching transistor.
