Semiconductor memory structure having drain stressor, source stressor and buried gate

Abstract

The present disclosure provides a semiconductor memory structure. The semiconductor memory structure includes a substrate, a gate structure, a drain stressor and a source stressor. The gate structure is disposed in the substrate. Each of the source stressor and the drain stressor includes a strained part disposed in the substrate.

Dependencies are inferred from the claim text.