In-memory computing device supporting arithmetic operations
AssigneeKorea University Research and Business Foundation
InventorsJongsun PARK, Kyeongho LEE, Woong CHOI
Life of this patent
Estimating the term…
Abstract
An in-memory computing device includes a memory cell array and a column peripheral circuit including a plurality of column peripheral units connected to a plurality of pairs of bit lines connected to the memory cell array. Each of the column peripheral units includes a sense amplifying and writing unit sensing and amplifying bitwise data through one pair of bit lines among the pairs of bit lines and an arithmetic logic unit performing an arithmetic operation with a full adder Boolean equation based on the bitwise data and performing a write back operation on operation data obtained by the arithmetic operation via the sense amplifying and writing unit.
Claims20
An in-memory computing device comprising:
- a memory cell array;
- and
- a column peripheral circuit comprising a plurality of column peripheral units connected to a plurality of pairs of bit lines connected to the memory cell array, each of the column peripheral units comprising:
- a sense amplifying and writing unit sensing and amplifying bitwise data through one pair of bit lines among the pairs of bit lines;
- and
- an arithmetic logic unit performing an arithmetic operation with a full adder Boolean equation based on the bitwise data and performing a write back operation on operation data obtained by the arithmetic operation via the sense amplifying and writing unit.
An in-memory computing device comprising:
- a memory cell array;
- a column peripheral circuit comprising a plurality of column peripheral units connected to the memory cell array;
- a dummy cell array storing multiplicand data stored in the memory cell array;
- a BL separator separating the dummy cell array from the memory cell array;
- and
- a shift register circuit controlling a multiplication operation of the column peripheral units based on multiplier data loaded from the memory cell array.
Dependencies are inferred from the claim text.