Memory of sequences, method for creation and functioning of sequence memory, hierarchical sequence memory
OwnerOleg Aleksandrovich SEREBRENNIKOVinventor
Life of this patent
Estimating the term…
Loading patent…
OwnerOleg Aleksandrovich SEREBRENNIKOVinventor
Estimating the term…
Sequence Memory is intended for entering sequences and creating a statistical map of the weights of the joint occurrence of sequence objects and analyzing the map for solving problems: 1) predicting the appearance of the next sequence objects in the past or future; 2) determining the context and the point of changing the context of the sequence with the assignment of individual sections of the sequence unique identifiers of the context; 3) input of sequences of context identifiers in the Sequence Memory of the next level of the hierarchy in order to create a Hierarchical Sequence Memory; 4) Representation of cause-and-effect relationships as relationships of mutual occurrence of objects of different levels of the hierarchy for analysis 5) identification of cause-and-effect relationships of the corresponding level of the hierarchy for making conclusions and judgments. The Sequence Memory Device and the Hierarchical Sequence Memory device are designed to reduce the complexity of solving the problems of the Sequence Memory and the Hierarchical Sequence Memory. The Sequence Memory device is a fully connected crossbar of two intersecting sets of transverse buses, each of which encodes one of the unique sequence objects, and the connection weight of each two objects is encoded by the Artificial Neurons of Occurrence (INV) set at the intersection of the corresponding buses. The Hierarchical Sequence Memory device connects two or more Sequence Memory devices of sequential hierarchy levels connected by a plurality of Artificial Neurons of the Hierarchy, as well as layers of measurement buses associated with the Hierarchical Sequence Memory through Artificial Neurons of the Label, providing 1) representation of a sequence of contexts of sequence objects through Sequence Memory buses, connection of sequence objects through INV, shorter sequences of contexts at different levels of the hierarchy, 2) assignment of measurement labels in order to compare and synchronize sequences with comparable measurement labels.
A method of creation and functioning of the sequence memory wherein digital information is represented by a plurality of machine-readable data arrays, each of which is a sequence of unique objects, each represented by a unique machine-readable value of the object, and each unique object (hereinafter the “key object”) appears, at least in some sequences, the sequence memory is trained by feeding the sequences of objects to the memory input, and each time the key object appears, the memory extracts the objects preceding the key object in the sequence (hereinafter referred to as “frequent objects of the past”), increases by one the value of the counter of the co-occurrence of the key object with each unique frequent object of the past and updates the counter value with a new value, and combines the counter values for different unique frequent objects into a data array of weights of the “past”, as well the memory, at each appearance of the key object, extracts from the named sequence the objects following the named key object in the named sequence (hereinafter referred to as “frequent objects of the future”), increases by one the value of the counter of the mutual occurrence of the key object with each unique frequent object and updates the counter value with a new value, and combines the counter values for different unique frequent objects into a data array of weights of the “future”;
The method according to claim 8 wherein when entering an object, the unique digital code of which could have been entered with an error, the comparison of rank sets is carried out in order to identify a possible error.
A sequence memory (hereinafter «PP») containing two interconnected sets of N parallel numbered buses, of which the first set is located above the second set so that the buses of the first and second sets form intersections (crossbar), where the ends of each set of buses located on one of the sides of the crossbar are used as inputs, and the opposite ends are used as outputs so that the signals applied to the inputs of the first set of buses are read both from the outputs of the first set of buses, and from the outputs of the second set buses in the presence of commutative elements in the intersection of the first and second set;
Dependencies are inferred from the claim text.