Back to results
US 2022/0027079 A1Published application
Edge compute components under a memory array
AssigneeMicron Technology, Inc.
InventorsGlen E. Hush, Richard C. Murphy, Honglin Sun
Life of this patent
Estimating the term…
Abstract
Apparatuses and methods can be related to implementing edge compute components in a memory array. Compute components can be implemented under a memory array. Implementing compute components under a memory array can limit control access to the compute components due to die space utilized by the compute components. A portion of the compute components (e.g., compute components on the edge) may have control access that is not available to the remainder of the compute components.
Claims20
A method comprising:
- performing a first plurality of operations utilizing a first plurality of compute components implemented under a memory array of a memory device, wherein the first plurality of compute components operate in an analog domain;
- transferring a first plurality of results of the first plurality of operations to a second plurality of compute components implemented under the memory array;
- and
- performing a second plurality of operations utilizing the second plurality of compute components and the first plurality of results, wherein the second plurality of compute components operate in a digital domain.
1 more element
An apparatus, comprising:
- a memory array configured to store data;
- a first plurality of compute components implemented under the memory array and configured to perform a first plurality of operations utilizing the data without retaining the data or results of the first plurality of operations;
- and
- a second plurality of compute components implemented under the memory array and configured to perform a second plurality of operations utilizing the results of the first plurality of operations, wherein the second plurality of compute components comprise state logic.
1 more element
An apparatus comprising:
- a memory array configured to store data;
- a plurality of sense amplifiers configured to:
- latch the data;
- and
- perform a first plurality of operations utilizing the data;
- and
- a first plurality of compute components implemented under the memory array and configured to perform a second plurality of operations utilizing the data;
- and
- a second plurality of compute components implemented under the memory array and configured to perform a third plurality of operations utilizing results of the second plurality of operations, wherein first plurality of operations are performed concurrently with the second plurality of operations and the third plurality of operations.
6 more elements
Dependencies are inferred from the claim text.