Iterative formation of damascene interconnects
AssigneeRaytheon Company
InventorsEric R. Miller, Sean P. Kilcoyne, Michael V. Liguori, Michael J. Rondon
Life of this patent
Estimating the term…
Loading patent…
AssigneeRaytheon Company
InventorsEric R. Miller, Sean P. Kilcoyne, Michael V. Liguori, Michael J. Rondon
Estimating the term…
Disclosed herein are interconnects and methods of fabricating a plurality of interconnects. The method includes depositing a conformal layer of a plating base in each of a plurality of vias, and depositing a photoresist on two portions of a surface of the plating base outside and above the plurality of vias. The method also includes depositing a plating metal over the plating base in each of the plurality of vias, the depositing resulting in each of the plurality of vias being completely filled or incompletely filled, performing a chemical mechanical planarization (CMP), and performing metrology to determine if any of the plurality of vias is incompletely filled following the depositing the plating metal. A second iteration of the depositing the plating metal over the plating base is performed in each of the plurality of vias based on determining that at least one of the plurality of vias is incompletely filled.
A method of fabricating a plurality of interconnects, the method comprising:
A plurality of interconnects comprising:
Dependencies are inferred from the claim text.