Memory controller, storage device and memory system
AssigneeSamsung Electronics Co., Ltd.
InventorsChoongeui Lee, Chulseung Lee
Life of this patent
Estimating the term…
Abstract
A memory controller configured to control a non-volatile memory device includes: a signal generator configured to generate a plurality of control signals comprising a first signal and a second control signal; a core configured to provide a command for an operation of the non-volatile device; and a controller interface circuit configured to interface with the non-volatile memory device, wherein the controller interface circuit comprises a first transmitter connected to a first signal line and a second signal line; and a first receiver connected to the first signal line, and the first control signal and the second control signal are respectively transmitted to the non-volatile memory device through the first signal line and the second signal line.
Claims20
A memory controller configured to control a non-volatile memory device, the memory controller comprising:
- a signal generator configured to generate a plurality of control signals comprising a first control signal and a second control signal;
- a core configured to provide a command for an operation of the memory device;
- and
- a controller interface circuit configured to interface with the memory device,
- wherein the controller interface circuit comprises a first transmitter connected to a first signal line and a second signal line, and a first receiver connected to the first signal line, and
- wherein the first control signal and the second control signal are respectively transmitted to the memory device through the first signal line and the second signal line.
A storage device comprising:
- a non-volatile memory device;
- and
- a memory controller configured to control the non-volatile memory device by providing to the non-volatile memory device a command, an address, data, and a control signal,
- wherein the memory controller comprises a controller interface comprising a first transmitter configured to apply a differential interconnection method, a first receiver configured to apply a single-ended interconnection method, and a controller interface circuit configured to interface with the non-volatile memory device, and
- wherein the non-volatile memory device comprises a memory interface circuit comprising a second transmitter and a second receiver, the memory interface circuit configured to interface with the memory controller.
A memory system comprising:
- a first interface circuit comprising a first transmitter connected to a first signal line and a second signal line and a first receiver connected to the first signal line;
- and
- a second interface circuit comprising a second receiver connected to at least one of the first signal line and the second signal line and a second transmitter connected to at least one of the first signal line and the second signal line,
- wherein a first control signal and a second control signal are respectively transmitted to the second interface circuit through the first signal line and the second signal line, and
- the first receiver receives a third control signal for data synchronization after the first control signal is transmitted through the first signal line.
Dependencies are inferred from the claim text.