# US 2021/0344130 A1 · Closed loop compressed connector pin

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 2021/0344130 A1
- Document ID: US20210344130A1
- Status: Published application
- Kind: A1
- Application number: 17/375,558
- Filed: 2021-07-14
- Published: 2021-11-04
- Earliest claimed: 2021-07-14
- Assignees: Intel Corporation
- Applicants: Intel Corporation
- Inventors: Xiang LI; Konika GANGULY; George VERGIS
- Web page: https://patentgrep.com/patent/US20210344130A1

## CPC

- H01R 12/714: {with contacts abutting directly the printed circuit; Button contacts therefore provided on the printed circuit}
- H01R 12/7076: {for connection between PCB and component, e.g. display}
- H01R 12/7082: {Coupling device supported only by cooperation with PCB}
- H01R 12/73: connecting to other rigid printed circuits or like structures
- H01R 13/2407: {characterized by the resilient means}
- H01R 13/6473: Impedance matching
- H01R: ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS

## Abstract

A connector includes connector pins that have a loop of conductor. The connector connects a first printed circuit board (PCB) to a second PCB with compression of the connector pins between the two boards. In response to compression of the connector, the connector pins make electrical contact with themselves through the loop, while also connecting pads of the first PCB to pads of the second PCB.

## Claims

### Claim 1

A board-to-board connector, comprising:
a housing; and
connector pins to connect contacts of a first printed circuit board (PCB) to a second PCB, wherein a connector pin has a conductor in a loop, wherein in response to compression of the connector, the pin is to make electrical contact with itself through the loop.

### Claim 2 (depends on 1)

The connector of claim 1, wherein, when uncompressed, the loop comprises an open loop, which is to become a closed loop in response to the compression of the connector.

### Claim 3 (depends on 1)

The connector of claim 1, wherein, when uncompressed, the loop comprises a closed loop, wherein the conductor is to slide along itself to make a smaller closed loop in response to the compression of the connector.

### Claim 4 (depends on 1)

The connector of claim 1, wherein the connector pins pass through the housing, with a top of the loop extending through a top of the housing and a bottom of the loop extending through a bottom of the housing.

### Claim 5 (depends on 1)

The connector of claim 1, wherein the connector pins have a connector pinout with alternating ground and signal pins.

### Claim 6 (depends on 1)

The connector of claim 1, wherein the first PCB comprises a system board and the second PCB comprises a memory module.

### Claim 7 (depends on 6)

The connector of claim 6, wherein the second PCB comprises a small outline dual inline memory module (SODIMM).

### Claim 8 (depends on 6)

The connector of claim 6, wherein the memory module includes multiple dynamic random access memory (DRAM) devices.

### Claim 9 (depends on 8)

The connector of claim 8, wherein the DRAM devices comprise DRAM device compatible with a double data rate version 5 (DDR5) standard.

### Claim 10

A computer system comprising:
a system board including a processor;
a memory module including multiple memory devices;
a connector to interconnect the system board to the memory module, the connector including:
a housing; and
connector pins to connect contacts of the system board to the memory module, wherein a connector pin has a conductor in a loop, wherein in response to compression of the connector, the pin is to make electrical contact with itself through the loop.

### Claim 11 (depends on 10)

The computer system of claim 10, wherein, when uncompressed, the loop comprises an open loop, which is to become a closed loop in response to the compression of the connector.

### Claim 12 (depends on 10)

The computer system of claim 10, wherein, when uncompressed, the loop comprises a closed loop, wherein the conductor is to slide along itself to make a smaller closed loop in response to the compression of the connector.

### Claim 13 (depends on 10)

The computer system of claim 10, wherein the connector pins pass through the housing, with a top of the loop extending through a top of the housing and a bottom of the loop extending through a bottom of the housing.

### Claim 14 (depends on 10)

The computer system of claim 10, wherein the connector pins have a connector pinout with alternating ground and signal pins.

### Claim 15 (depends on 10)

The computer system of claim 10, wherein the memory module comprises a small outline dual inline memory module (SODIMM).

### Claim 16 (depends on 15)

The computer system of claim 15, wherein the memory module includes multiple dynamic random access memory (DRAM) devices.

### Claim 17 (depends on 16)

The computer system of claim 16, wherein the DRAM devices comprise DRAM device compatible with a double data rate version 5 (DDR5) standard.

### Claim 18 (depends on 10)

The computer system of claim 10, wherein one or more of:
the processor comprises a multicore processor;
the system further includes a display communicatively coupled to a host processor of the system board;
the system further includes a network interface communicatively coupled to a host processor of the system board; or
the system further includes a battery to power the computer system.