Deinterleaving method and deinterleaving system performing the same
AssigneeElectronics and Telecommunications Research Institute
InventorsSeung-Woo LEE, Hun Sik KANG, In Ki HWANG
Life of this patent
Estimating the term…
Abstract
A deinterleaving method and a deinterleaving system performing the same are disclosed. According to an example embodiment, a data processing method includes dividing data into first data blocks of a first number of bits, performing deinterleaving on the first data blocks, and dividing deinterleaved data into second data blocks of a second number of bits and outputting the second data blocks, wherein the first number of bits is determined based on a minimum switching unit of a deinterleaving operation and the second number of bits.
Claims19
A method of processing data, the method comprising:
- dividing data into first data blocks of a first number of bits;
- performing deinterleaving on the first data blocks;
- and
- dividing deinterleaved data into second data blocks of a second number of bits and outputting the second data blocks,
- wherein the first number of bits is determined based on a minimum switching unit of a deinterleaving operation and the second number of bits.
An apparatus for processing data, the apparatus comprising:
- a first buffer configured to divide data into first data blocks of a first number of bits;
- a deinterleaver configured to perform deinterleaving on the first data blocks;
- and
- a second buffer configured to divide deinterleaved data into second data blocks of a second number of bits and output the second data blocks,
- wherein the first number of bits is determined based on a minimum switching unit of a deinterleaving operation and the second number of bits.
An apparatus for processing data, the apparatus comprising:
- a deinterleaving switch configured to receive first data through M-th data, each having N bits, N and M being natural numbers greater than or equal to 1 and generate a first data matrix through an M-th data matrix by extracting bits at an interval of K bits for each of the first data through the M-th data, K being a natural number greater than or equal to 1;
- and
- a memory configured to store the first data matrix through the M-th data matrix and sequentially output an L-th row of each of the first data matrix through the M-th data matrix, L being a natural number greater than or equal to 1.
Dependencies are inferred from the claim text.