Input/output bus protection systems and methods for programmable logic devices
AssigneeLattice Semiconductor Corporation
InventorsChwei-Po CHEW, Brad SHARPE-GEISLER
Life of this patent
Estimating the term…
Loading patent…
AssigneeLattice Semiconductor Corporation
InventorsChwei-Po CHEW, Brad SHARPE-GEISLER
Estimating the term…
Systems and methods for providing external bus protection for programmable logic devices (PLDs) are disclosed. An example system includes a programmable I/O bus configured to interface with a user device over an external bus interface coupled to a PLD; a bus protection circuit arrangement integrated with the programmable I/O interface and configured to provide I/O bus supply voltage protection for the programmable I/O interface; and a bus protection control signal generator. The bus protection control signal generator generates a default bus protection control signal for the bus protection circuit arrangement of the PLD prior to completion of a power ramp performed by the user device; an intermediate bus protection control signal for the PLD prior to completion of loading a PLD configuration into a PLD fabric of the PLD; and an operational bus protection control signal for the PLD.
A programmable logic device (PLD), comprising:
A method comprising:
Dependencies are inferred from the claim text.