# US 2021/0241807 A1 · Configurable Control of Integrated Circuits > Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt - Number: US 2021/0241807 A1 - Document ID: US20210241807A1 - Status: Published application - Kind: A1 - Application number: 16/783,104 - Filed: 2020-02-05 - Published: 2021-08-05 - Earliest claimed: 2020-02-05 - Assignees: Arm Limited - Applicants: Arm Limited - Inventors: Andy Wangkun Chen; Yew Keong Chong; Sriram Thyagarajan - Web page: https://patentgrep.com/patent/US20210241807A1 ## CPC - G11C 5/025: {Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device (geometrical lay-out of the components in integrated circuits, geometrical lay-out of the components in integrated circuits H10D89/10)} - G11C 8/10: Decoders - G11C 7/06: Sense amplifiers; Associated circuits {, e.g. timing or triggering circuits} - G11C 7/1009: {Data masking during input/output} - G11C 7/106: {Data output latches} - G11C 7/1087: {Data input latches} - G11C 7/12: Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines - G11C 7/22: Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management - G11C: STATIC STORES (semiconductor memory devices H10B) ## Abstract According to one implementation of the present disclosure, an integrated circuit includes first and second word-line decoder circuitry; one or more core arrays, respective input/output (I/O) circuitry for each of the one or more core arrays, and control circuitry coupled to the first and second word-line decoder circuitries, the one or more core arrays, and the respective I/O circuitries. Also, one or more control signals, activated from one or more control signals generated in the control circuitry, may be configured to select corresponding one or more core arrays of the one or more core arrays. ## Claims ### Claim 1 An integrated circuit comprising: first and second word-line decoder circuitry; one or more core arrays; respective input/output (I/O) circuitry for each of the one or more core arrays; and control circuitry coupled to the first and second word-line decoder circuitry, the one or more core arrays, and the respective I/O circuitries, wherein one or more control signals, activated from one or more control signals generated in the control circuitry, are configured to select corresponding one or more bit-cells of the one or more core arrays. ### Claim 2 (depends on 1) The integrated circuit of claim 1, wherein each of the input/output circuitry comprises sense amplifier circuitry, a pre-charge circuit, a column multiplexer, and input and output latches. ### Claim 3 (depends on 2) The integrated circuit of claim 2, further comprising: a column multiplexer layer; a first metal layer; and a second metal layer, wherein the first metal layer is coupled and positioned above the column multiplexer layer, and wherein the second metal layer is coupled and positioned above the first metal layer. ### Claim 4 (depends on 3) The integrated circuit of claim 3, wherein the first and second metal layers are configured to transmit the one or more control signals from the control block circuitry to the input/output circuitries. ### Claim 5 (depends on 1) The integrated circuit of claim 1, wherein the one or more core arrays comprise sixteen core arrays, wherein the one or more control signals comprise sixteen corresponding control signals, and wherein each of the one or more core arrays comprises sixteen bit-cells per row. ### Claim 6 (depends on 5) The integrated circuit of claim 5, wherein the one or more control signals are configured to read up to sixteen bit-cells per row per execution cycle. ### Claim 7 (depends on 5) The integrated circuit of claim 5, wherein the one or more control signals are configured to control respective one or more core arrays of the sixteen core arrays. ### Claim 8 (depends on 1) The integrated circuit of claim 1, wherein the one or more core arrays comprise eight core arrays, wherein the one or more control signals comprise eight corresponding control signals, and wherein each of the one or more core arrays comprises thirty-two bit-cells per row. ### Claim 9 (depends on 8) The integrated circuit of claim 8, wherein the one or more control signals are configured to control respective one or more core arrays of the eight core arrays. ### Claim 10 (depends on 8) The integrated circuit of claim 8, wherein the one or more control signals are configured to read up to thirty-two bit-cells per row per execution cycle. ### Claim 11 (depends on 1) The integrated circuit of claim 1, wherein the one or more core arrays comprise four core arrays, wherein the one or more control signals comprise four corresponding control signals, and wherein each of the one or more core arrays comprises sixty-four bit-cells per row. ### Claim 12 (depends on 11) The integrated circuit of claim 11, wherein the one or more control signals are configured to control one or more core arrays of the four core arrays. ### Claim 13 (depends on 11) The integrated circuit of claim 11, wherein the one or more control signals are configured to read up to sixty-four bit-cells per row per execution cycle. ### Claim 14 (depends on 1) The integrated circuit of claim 1, wherein each of the respective I/O circuitries comprises a second control circuitry, wherein the second control circuitry is configured to generate one or more second control signals to control selection of the one or more bit-cells of the selected one or more core arrays. ### Claim 15 (depends on 14) The integrated circuit of claim 14, wherein the one or more bit-cells are non-consecutive bit-cells. ### Claim 16 (depends on 15) The integrated circuit of claim 15, wherein the second control circuitry comprises a read/write bit enable latch, wherein the output signal of the read/write bit enable latch is configured to control the respective I/O circuitry for selection of the one or more bit-cells. ### Claim 17 (depends on 15) The integrated circuit of claim 15, wherein the second control circuitry comprises first and second clock signals input into a read/write bit enable latch, wherein the output signal of the read/write bit enable latch is configured to control the respective I/O circuitry for selection of the one or more bit-cells. ### Claim 18 (depends on 15) The integrated circuit of claim 15, wherein the second control circuitry comprises first and second latches, wherein the first latch is a read enable latch and the second latch is write enable latch, wherein the output signal of the read enable latch is configured to control the respective I/O circuitry to perform a read operation of the one or more bit-cells, and wherein the output signal of the write enable latch is configured to control the respective I/O circuitry to perform a write operation of the one or more bit-cells. ### Claim 19 An integrated circuit: first and second word-line decoder circuitry; one or more core arrays coupled to each of the first and second word-line decoder circuitries; and respective input/output (I/O) circuitry for each of the one or more core arrays, wherein one or more control signals, generated in one or more of the respective I/O circuitries from an activation signal transmitted from a control block circuitry, is configured to select one or more bit-cells of the one or more core arrays. ### Claim 20 (depends on 19) The integrated circuit of claim 19, wherein the respective I/O circuitries are configured to individually control the selection of the one or more bit-cells, and wherein the control block circuitry located apart from each of the respective I/O circuitries.