# US 2021/0241672 A1 · Display panel, display device and driving method of display panel

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 2021/0241672 A1
- Document ID: US20210241672A1
- Status: Published application
- Kind: A1
- Application number: 17/236,403
- Filed: 2021-04-21
- Published: 2021-08-05
- Earliest claimed: 2020-12-29
- Assignees: Shanghai Tianma Am-Oled Co., Ltd.
- Applicants: Shanghai Tianma AM-OLED Co., Ltd,
- Inventors: Yana GAO; Xingyao ZHOU; Mengmeng ZHANG; Zhi LIU; Kang YANG
- Web page: https://patentgrep.com/patent/US20210241672A1

## CPC

- G09G 3/2003: {Display of colours (specific for liquid crystal displays G09G3/3607)}
- G09G 3/3233: with pixel circuitry controlling the current through the light-emitting element
- G09G 3/32: semiconductive, e.g. using light-emitting diodes [LED]
- G09G 3/3266: Details of drivers for scan electrodes
- G09G 3/3291: in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements
- G09G 2300/0443: with several sub-pixels for the same colour in a pixel, not specifically used to display gradations (G09G3/364 takes precedence)
- G09G 2300/0452: Details of colour pixel setup, e.g. pixel composed of a red, a blue and two green components
- G09G 2300/0809: Several active elements per pixel in active matrix panels
- G09G 2300/0819: used for counteracting undesired variations, e.g. feedback or autozeroing
- G09G 2300/0842: forming a memory circuit, e.g. a dynamic memory with one capacitor
- G09G 2300/0861: with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
- G09G 2310/0251: Precharge or discharge of pixel before applying new pixel voltage
- G09G 2310/0262: The addressing of the pixel, in a display other than an active matrix LCD, involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependent on signals of two data electrodes
- G09G 2310/0297: Special arrangements with multiplexing or demultiplexing of display data in the drivers for data electrodes, in a pre-processing circuitry delivering display data to said drivers or in the matrix panel, e.g. multiplexing plural data signals to one D/A converter or demultiplexing the D/A converter output to multiple columns
- G09G 2310/08: Details of timing specific for flat panels, other than clock recovery
- G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00)

## Abstract

Provided are a display panel, a display device and a driving method of the display panel. In the same row of pixel units, first control terminals of data write modules of sub-pixels having a first color are connected to the same first scanning line; and in the same row of pixel units, first control terminals of data write modules of sub-pixels having other colors except the first color are connected to the same second scanning line. The data write module is configured to provide a data signal cached by a data line for the drive transistor. In the same row of the pixel units, within time of one frame of a picture, time of providing data signals for data lines connected to sub-pixels having the first color is within time of writing data signals cached by data lines into pixel circuits of sub-pixels having the other colors.

## Claims

### Claim 1

A display panel, comprising:
a display region and;
a non-display region, wherein the display region comprises pixel units arranged in an array, and each of the pixel units comprises sub-pixels having a plurality of colors;
wherein each of the sub-pixels comprises a pixel circuit and a light-emitting element, and the pixel circuit in each of the sub-pixels comprises a data write module, a light emission control module and a drive transistor; the non-display region comprises a multiplexer, and the multiplexer comprises a plurality of data selection units; each of the plurality of data selection units comprises one input terminal and a plurality of output terminals, and the plurality of output terminals of each of the plurality of data selection units are electrically connected to a plurality of data lines of the display region in one-to-one correspondence;
wherein in a same row of pixel units, first control terminals of data write modules of sub-pixels having a first color are connected to a same first scanning line; and in a same row of pixel units, first control terminals of data write modules of sub-pixels having other colors except the first color are connected to a same second scanning line;
wherein the data write module is configured to provide a data signal cached by a data line for the drive transistor; the light emission control module is connected in series respectively with the drive transistor and the light-emitting element, and the light emission control module is configured to control whether a drive current flows through the light-emitting element; and
wherein in a same row of pixel units, within time of one frame of a picture, time of providing data signals for data lines connected to sub-pixels having the first color is within time of writing data signals cached by data lines into pixel circuits of sub-pixels having the other colors.

### Claim 2 (depends on 1)

The display panel of claim 1, wherein in a same row of pixel units, within the time of one frame of the picture, start time of an effective pulse of the second scanning line is earlier than start time of an effective pulse of the first scanning line.

### Claim 3 (depends on 1)

The display panel of claim 1, wherein in a same row of pixel units, within the time of one frame of the picture, start time of providing data signals for data lines connected to sub-pixels having the other colors is earlier than start time of providing data signals for data lines connected to sub-pixels having the first color.

### Claim 4 (depends on 1)

The display panel of claim 1, wherein in a same row of pixel units, within the time of one frame of the picture, providing data signals for data lines connected to sub-pixels having the first color is simultaneous with providing an effective pulse for a second scanning line.

### Claim 5 (depends on 1)

The display panel of claim 1, wherein in a same row of pixel units, within the time of one frame of the picture, end time of an effective pulse of a second scanning line is the same as end time of an effective pulse of a first scanning line.

### Claim 6 (depends on 1)

The display panel of claim 1, wherein the data write module in the pixel circuit of each sub-pixel having the first color further comprises a second control terminal, the second control terminal is electrically connected to a second scanning line, and in a case where both a first scanning line and a second scanning line have effective pulses simultaneously, the data write module of each sub-pixel having the first color is turned on.

### Claim 7 (depends on 1)

The display panel of claim 1, wherein the data write module of each sub-pixel having the first color comprises a first transistor;
wherein the data write module of each of sub-pixels having the other colors comprises a second transistor; and
wherein a control terminal of the first transistor is electrically connected to a first scanning line, and a control terminal of the second transistor is electrically connected to a second scanning line.

### Claim 8 (depends on 6)

The display panel of claim 6, wherein the data write module of each sub-pixel having the first color comprises a first transistor and a second transistor;
wherein the data write module of each of sub-pixels having the other colors comprises a second transistor; and
wherein a control terminal of the first transistor is electrically connected to the first scanning line, and a control terminal of the second transistor is electrically connected to the second scanning line.

### Claim 9 (depends on 8)

The display panel of claim 8, wherein the sub-pixels having the first color comprise blue sub-pixels, and sub-pixels having the other colors comprise red sub-pixels and green sub-pixels.

### Claim 10 (depends on 6)

The display panel of claim 6, wherein the drive transistor in each sub-pixel having the first color has a width-to-length ratio of a channel region smaller than a width-to-length ratio of a channel region of the drive transistor in each of sub-pixels having the other colors.

### Claim 11 (depends on 10)

The display panel of claim 10, wherein the width-to-length ratio of the channel region of the drive transistor in each sub-pixel having the first color is A1, and the width-to-length ratio of the channel region of the drive transistor in each of sub-pixels having the other colors is A2, wherein 8≤A2−A1≤12.

### Claim 12 (depends on 1)

The display panel of claim 1, wherein the pixel circuit further comprises a threshold compensation module, a first reset module and a second reset module; and
wherein the light emission control module comprises a third transistor and a fourth transistor, the threshold compensation module comprises a fifth transistor, the first reset module comprises a sixth transistor, and the second reset module comprises a seventh transistor.

### Claim 13 (depends on 12)

The display panel of claim 12, wherein a first terminal of the third transistor is electrically connected to an input terminal of a first-level signal, a second terminal of the third transistor is electrically connected to a first terminal of the drive transistor, a first terminal of the fourth transistor is electrically connected to a second terminal of the drive transistor, and a second terminal of the fourth transistor is electrically connected to the light-emitting element;
wherein a first terminal of the fifth transistor is electrically connected to the second terminal of the drive transistor, and a second terminal of the fifth transistor is electrically connected to a control terminal of the drive transistor;
wherein a first terminal of the sixth transistor is electrically connected to a first reset signal terminal, and a second terminal of the sixth transistor is electrically connected to the control terminal of the drive transistor; and
wherein a first terminal of the seventh transistor is electrically connected to a second reset signal terminal, and a second terminal of the seventh transistor is electrically connected to the light-emitting element.

### Claim 14 (depends on 13)

The display panel of claim 13, wherein the plurality of output terminals of each of the plurality of data selection units have a number of n, wherein n≥6.

### Claim 15 (depends on 2)

The display panel of claim 2, wherein within the time of one frame of the picture, the start time of the effective pulse of the second scanning line is t1, the start time of the effective pulse of the first scanning line is t2, each of the plurality of data selection units has a number n of output terminals connected to data lines of sub-pixels having the first color, and time of providing a data signal for a data line which corresponds to one of the sub-pixels having the first color and is connected to one of the output terminals of each of the plurality of data selection units is a1, wherein t1−t2=a1·n.

### Claim 16

A display device, comprising:
a display panel, wherein the display panel comprises a display region and a non-display region, the display region comprises pixel units arranged in an array, and each of the pixel units comprises sub-pixels having a plurality of colors;
wherein each of the sub-pixels comprises a pixel circuit and a light-emitting element, and the pixel circuit in each of the sub-pixels comprises a data write module, a light emission control module and a drive transistor; the non-display region comprises a multiplexer, and the multiplexer comprises a plurality of data selection units; each of the plurality of data selection units comprises one input terminal and a plurality of output terminals, and the plurality of output terminals of each of the plurality of data selection units are electrically connected to a plurality of data lines of the display region in one-to-one correspondence;
wherein in a same row of pixel units, first control terminals of data write modules of sub-pixels having a first color are connected to a same first scanning line; and in a same row of pixel units, first control terminals of data write modules of sub-pixels having other colors except the first color are connected to a same second scanning line;
wherein the data write module is configured to provide a data signal cached by a data line for the drive transistor; the light emission control module is connected in series respectively with the drive transistor and the light-emitting element, and the light emission control module is configured to control whether a drive current flows through the light-emitting element; and
wherein in a same row of pixel units, within time of one frame of a picture, time of providing data signals for data lines connected to sub-pixels having the first color is within time of writing data signals cached by data lines into pixel circuits of sub-pixels having the other colors.

### Claim 17

A driving method of a display panel, wherein the display panel comprises a display region and a non-display region, the display region comprises pixel units arranged in an array, and each of the pixel units comprises sub-pixels having a plurality of colors;
wherein each of the sub-pixels comprises a pixel circuit and a light-emitting element, and the pixel circuit in each of the sub-pixels comprises a data write module, a light emission control module and a drive transistor; the non-display region comprises a multiplexer, and the multiplexer comprises a plurality of data selection units; each of the plurality of data selection units comprises one input terminal and a plurality of output terminals, and the plurality of output terminals of each of the plurality of data selection units are electrically connected to a plurality of data lines of the display region in one-to-one correspondence;
wherein in a same row of pixel units, first control terminals of data write modules of sub-pixels having a first color are connected to a same first scanning line; and in a same row of pixel units, first control terminals of data write modules of sub-pixels having other colors except the first color are connected to a same second scanning line;
wherein the data write module is configured to provide a data signal cached by a data line for the drive transistor; the light emission control module is connected in series respectively with the drive transistor and the light-emitting element, and the light emission control module is configured to control whether a drive current flows through the light-emitting element; and
wherein in a same row of pixel units, within time of one frame of a picture, time of providing data signals for data lines connected to sub-pixels having the first color is within time of writing data signals cached by data lines into pixel circuits of sub-pixels having the other colors,
wherein a drive cycle of the display panel comprising a data cache stage, a data write stage and a light emission stage; the driving method comprising:
in the data cache stage, transmitting, by the multiplexer, the data signals to the plurality of data lines to perform caching;
in the data write stage, providing, by data write modules, the data signals cached by the plurality of data lines for drive transistors; and
in the light emission stage, controlling, by the light emission control module, the drive current to flow through the light-emitting element.

### Claim 18 (depends on 17)

The driving method of claim 17, wherein in a same row of pixel units, within the time of one frame of the picture, start time of providing data signals for data lines connected to sub-pixels having the other colors is earlier than start time of providing data signals for data lines connected to sub-pixels having the first color, and the data cache stage comprises a first data cache stage and a second data cache stage; the driving method comprising:
in the first data cache stage, providing data signals for data lines connected to sub-pixels having other colors; and
in the second data cache stage, providing data signals for data lines connected to sub-pixels having the first color;
wherein the first data cache stage is earlier than the second data cache stage.

### Claim 19 (depends on 17)

The driving method of claim 17, wherein in a same row of pixel units, within the time of one frame of the picture, start time of an effective pulse of a second scanning line is earlier than start time of an effective pulse of a first scanning line, and the data write stage comprises a first data write stage and a second data write stage; the driving method comprising:
in the first data write stage, receiving, by first control terminals of data write modules of sub-pixels having the other colors, effective pulse signals provided by second scanning lines, and providing, by the data write modules corresponding to the sub-pixels having the other colors, data signals cached by data lines for drive transistors; and
in the second data write stage, receiving, by first control terminals of data write modules of sub-pixels having the first color, effective pulse signals provided by first scanning lines, and providing, by the data write modules corresponding to the sub-pixels having the first color, data signals cached by data lines for drive transistors;
wherein the first data write stage is earlier than the second data write stage.

### Claim 20 (depends on 17)

The driving method of claim 17, wherein in a same row of pixel units, within the time of one frame of the picture, providing an effective pulse for a second scanning line is simultaneous with providing data signals for data lines connected to sub-pixels having the first color to perform caching.

### Claim 21 (depends on 17)

The driving method of claim 17, wherein in a same row of pixel units, within the time of one frame of the picture, end time of an effective pulse of a second scanning line is the same as end time of an effective pulse of a first scanning line.

### Claim 22 (depends on 18)

The driving method of claim 18, wherein the sub-pixels having the first color comprise blue sub-pixels, and the sub-pixels having the other colors comprise red sub-pixels and green sub-pixels; wherein the driving method comprises:
in the first data cache stage, providing data signals for data lines connected to the red sub-pixels and the green sub-pixels;
in the second data cache stage, providing data signals for data lines connected to the blue sub-pixels;
in the first data write stage, receiving, by first control terminals of data write modules of the red sub-pixels and the green sub-pixels, effective pulse signals provided by second scanning lines, and providing, by the data write modules corresponding to the red sub-pixels and the green sub-pixels, data signals cached by data lines for drive transistors; and
in the second data write stage, receiving, by first control terminals of data write modules of the blue sub-pixels, effective pulse signals provided by first scanning lines, and providing, by the data write modules corresponding to the blue sub-pixels, data signals cached by data lines for drive transistors.