Shift register, driving method thereof, gate driver circuit and display device

A shift register, comprising:

• a first control module, connected to a first signal input end, a second signal input end, a first clock signal end, a first voltage signal end and a first node, respectively, wherein the first control module being configured to provide a first clock signal outputted by the first clock signal end to the first node if at least one of impulse signals inputted by the first signal input end and the second signal input end is a turned-on pulse signal, and to provide a first voltage signal outputted by the first voltage signal end to the first node if both of the pulse signals inputted by the first signal input end and the second signal input end are cut-off pulse signals;
• a scanning control module, connected to the first signal input end, the second signal input end and a second node, respectively, wherein the scanning control module being configured to provide a signal of the first signal input end to the second node during forward scanning and to provide a signal of the second signal input end to the second node during reverse scanning;
• a first output control module, connected to the first node, the second node and a first output end, respectively, wherein the first output control module being configured to output an electric potential of the second node to the first output end under the control of an electric potential of the first node;
• a fourth switch transistor, a gate electrode of the fourth switch transistor being connected to a reset signal end, a source electrode of the fourth switch transistor being connected to a fifth voltage signal end, and a drain electrode of the fourth switch transistor being connected to an input end of a fifth phase inverter, an output end of a third phase inverter and an output end of a fourth phase inverter, respectively;
• a second control module, connected to the first output end, a second clock signal end, a third node and a second voltage signal end, respectively, wherein the second control module being configured to provide a second clock signal outputted by the second clock signal end or a second voltage signal outputted by the second voltage signal end to the third node under the control of an electric potential of the first output end;
• a second output control module, connected to the third node, the reset signal end, N third clock signal ends and N second output ends, respectively, wherein the second output control module being configured to provide a reset signal outputted by the reset signal end to the N second output ends under the control of an electric potential of the third node, or, to provide a clock signal outputted by a nth third clock signal end to a nth second output end under the control of the electric potential of the third node;
• and wherein N is a positive integer greater than or equal to 1, the nth second output end belongs to the N second output ends;
• wherein a phase of the first clock signal is opposite to a phase of the second clock signal;
• a clock period of a clock signal outputted by each of the third clock signal ends is equal to ½ of a clock period of the first clock signal;
• a duty cycle of the clock signal outputted by the third clock signal end is 1/N;
• when the first clock signal starts to output a high level pulse signal, phases of clock signals outputted by a 1st third clock signal end to a Nth third clock signal end are sequentially delayed by 2π/N;
• wherein the first control module comprises:
• a NOR gate, wherein an input end of the NOR gate is connected to the first signal input end and the second signal input end, respectively;
• an output end of the NOR gate is connected to an input end of a first phase inverter, a reverse phase control end of a first transmission gate and a gate electrode of a first switch transistor, respectively;
• the first phase inverter, wherein the input end of the first phase inverter is connected to the output end of the NOR gate;
• an output end of the first phase inverter is connected to a positive phase control end of the first transmission gate;
• the first transmission gate, wherein an input end of the first transmission gate is connected to the first clock signal end, an output end of the first transmission gate is connected to the first node, a positive phase control end of the first transmission gate is connected to the output end of the first phase inverter, the reverse phase control end of the first transmission gate is connected to the output end of the NOR gate;
• and
• the first switch transistor, wherein the gate electrode of the first switch transistor is connected to the output end of the NOR gate, a source electrode of the first switch transistor is connected to the first voltage signal end, a drain electrode of the first switch transistor is connected to the first node;
• wherein the scanning control module comprises:
• a second transmission gate, wherein a reverse phase control end of the second transmission gate is connected to a third voltage signal end;
• a positive phase control end of the second transmission gate is connected to a fourth voltage signal end;
• an input end of the second transmission gate is connected to the first signal input end;
• an output end of the second transmission gate is connected to the second node;
• and
• a third transmission gate, wherein a reverse phase control end of the third transmission gate is connected to the fourth voltage signal end;
• a positive phase control end of the third transmission gate is connected to the third voltage signal end;
• an input end of the third transmission gate is connected to the second signal input end;
• an output end of the third transmission gate is connected to the second node;
• wherein the first output control module comprises:
• a second switch transistor, wherein a gate electrode of the second switch transistor is connected to the first node;
• a source electrode of the second switch transistor is connected to the second node;
• a second phase inverter, wherein an input end of the second phase inverter is connected to the first node;
• and
• a third switch transistor, wherein a gate electrode of the third switch transistor is connected to an output end of the second phase inverter, a drain electrode of the third switch transistor is connected to a drain electrode of the second switch transistor;
• a third phase inverter, wherein an input end of the third phase inverter is connected to the drain electrode of the second switch transistor and the drain electrode of the third switch transistor, respectively;
• a fourth phase inverter, wherein an output end of the fourth phase inverter is connected to a source electrode of the third switch transistor;
• and
• a fifth phase inverter, wherein an input end of the fifth phase inverter is connected to an output end of the third phase inverter and an input end of the fourth phase inverter, respectively;
• an output end of the fifth phase inverter is connected to the first output end;
• wherein the second control module comprises:
• a fourth transmission gate, wherein an input end of the fourth transmission gate is connected to the second clock signal end;
• an output end of the fourth transmission gate is connected to the third node;
• a positive phase control end of the fourth transmission gate is connected to the first output end;
• a reverse phase control end of the fourth transmission gate is connected to an output end of a sixth phase inverter and a gate electrode of a fifth switch transistor, respectively;
• the sixth phase inverter, wherein an input end of the sixth phase inverter is connected to the first output end;
• the output end of the sixth phase inverter is connected to the reverse phase control end of the fourth transmission end and the gate electrode of the fifth switch transistor, respectively;
• and
• the fifth switch transistor, wherein the gate electrode of the fifth switch transistor is connected to the output end of the sixth phase inverter and the reverse phase control end of the fourth transmission gate, respectively;
• a source electrode of the fifth switch transistor is connected to the third node;
• a drain electrode of the fifth switch transistor is connected to the second voltage signal end;
• wherein the second output control module comprises:
• a seventh phase inverter, wherein an input end of the seventh phase inverter is connected to the third node;
• an output end of the seventh phase inverter is connected to one end of each of N output control sub-modules and an input end of an eighth phase inverter, respectively;
• the eighth phase inverter, wherein the input end of the eighth phase inverter is connected to one end of each of the N output control sub-modules and the output end of the seventh phase inverter, respectively;
• an output end of the eighth phase inverter is connected the other end of each of the N output control sub-modules;
• and
• the N output control sub-modules, wherein each of the output control sub-modules is configured to provide a reset signal outputted by the reset signal end to a corresponding one of the N second output ends under the control of an electric potential of the output end of the seventh phase inverter and an electric potential of the output end of the eighth phase inverter;
• or
• each of the output control sub-modules is configured to provide a clock signal outputted by a nth third clock signal end to a nth second output end under the control of the electric potential of the output end of the seventh phase inverter and the electric potential of the output end of the eighth phase inverter;
• wherein the output control sub-module comprises:
• a fifth transmission gate, wherein an input end of the fifth transmission gate is connected to the reset signal end;
• a positive phase control end of the fifth transmission gate is connected to the output end of the seventh phase inverter;
• a reverse phase control end of the fifth transmission gate is connected to the output end of the eighth phase inverter;
• a sixth transmission gate, wherein an input end of the sixth transmission gate is connected to the N third clock signal ends;
• a reverse phase control end of the sixth transmission gate is connected to the output end of the seventh phase inverter;
• a positive phase control end of the sixth transmission gate is connected to the output end of the eighth phase inverter;
• a ninth phase inverter, wherein an input end of the ninth phase inverter is connected to an output end of the fifth transmission gate and an output end of the sixth transmission gate, respectively;
• an output end of the ninth phase inverter is connected to an input end of a tenth phase inverter;
• and
• the tenth phase inverter, wherein the input end of the tenth phase inverter is connected to the output end of the ninth phase inverter;
• an output end of the tenth phase inverter is connected to the second output end;
• wherein the first switch transistor, the second switch transistor, the third switch transistor, the fourth switch transistor and the fifth switch transistor each are a N-type transistor.