Neural electronic circuit
AssigneeTokyo Institute of Technology
InventorsShinya Takamaeda, Kodai Ueyoshi, Masato Motomura
Life of this patent
Estimating the term…
Loading patent…
AssigneeTokyo Institute of Technology
InventorsShinya Takamaeda, Kodai Ueyoshi, Masato Motomura
Estimating the term…
The neural electronic circuit includes: a storage unit (MC) that stores a logarithmic weighting coefficient, in which a value obtained by logarithmizing a weighting coefficient corresponding to input data that is input is expressed in multiple bits, and outputs the logarithmic weighting coefficient bit by bit; a first electronic circuit unit (Pe) that outputs a multiplication result of the input data and the weighting coefficient; and a second electronic circuit unit (Act) that realizes addition and application functions for adding up the multiplication results, applying an activation function to the addition result, and outputting output data. Logarithmic input data expressed in multiple bits is received bit by bit, a logarithmic addition is calculated by adding up the logarithmic input data and the logarithmic weighting coefficient output from the storage unit, the multiplication result is calculated by linearizing the logarithmic addition result, and the output data that is logarithmized is output.
A neural electronic circuit, comprising:
Dependencies are inferred from the claim text.