Non-linear clamp strength tuning method and apparatus
AssigneeIntel Corporation
InventorsXiaosen Liu, Krishnan Ravichandran, Harish Krishnamurthy, Vivek De
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsXiaosen Liu, Krishnan Ravichandran, Harish Krishnamurthy, Vivek De
Estimating the term…
A 3-level ripple quantization scheme provides power transistor (MOS) strength-tuning mechanism focused on the transient clamp period. The 3-level ripple quantization scheme solves the digital low dropout's (D-LDO's) tradeoff between silicon area (e.g., decoupling capacitor size), quiescent power consumption (e.g., speed of comparators), wide load range, and optimal output ripple. The 3-level ripple quantization scheme eliminates oscillation risk from either wide dynamic range or parasitic by exploiting asynchronous pulse patterns. As such, ripple magnitude for both fast di/dt loading events and various steady-state scenarios are shrunk effectively, resulting significant efficiency benefits.
An apparatus comprising:
An apparatus comprising:
A system comprising:
Dependencies are inferred from the claim text.