Efficient Logic Blocks Architectures for Dense Mapping of Multipliers
AssigneeIntel Corporation
InventorsSadegh Yazdanshenas, Tim Vanderhoek
Life of this patent
Estimating the term…
Abstract
An integrated circuit includes a logic block configured to perform multiplication operations. The logic block includes a plurality of lookup tables configured to receive a plurality of inputs and generate a first plurality of outputs. Additionally, the logic block includes adding circuitry configured to receive the first plurality of outputs and generate a second plurality of outputs. Furthermore, the logic block includes circuitry configured to receive a portion of the plurality of inputs, determine one or more partial products, and generate a third plurality of outputs.
Claims20
An integrated circuit, comprising a logic block configured to perform multiplication operations, wherein the logic block comprises:
- a plurality of lookup tables configured to receive a plurality of inputs and generate a first plurality of outputs;
- adding circuitry configured to receive the first plurality of outputs and generate a second plurality of outputs;
- and
- circuitry configured to receive a portion of the plurality of inputs, determine one or more partial products, and generate a third plurality of outputs.
A logic block implementable on a programmable logic device, the logic block comprising:
- a plurality of lookup tables configured to receive a plurality of inputs and generate a first plurality of outputs;
- adding circuitry configured to receive the first plurality of outputs and generate a second plurality of outputs;
- and
- circuitry configured to receive a portion of the plurality of inputs, determine one or more partial products, and generate a third plurality of outputs.
An integrated circuit device, comprising a plurality of logic blocks, wherein each logic block of the plurality of logic blocks comprises:
- a plurality of lookup tables configured to receive a plurality of inputs and generate a first plurality of outputs;
- adding circuitry configured to receive the first plurality of outputs and generate a second plurality of outputs;
- and
- circuitry configured to receive at least a portion of the plurality of inputs, determine one or more partial products, and generate a third plurality of outputs.
Dependencies are inferred from the claim text.